- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375864 > FMS7401LEN14 (FAIRCHILD SEMICONDUCTOR CORP) Digital Power Controller PDF資料下載
參數(shù)資料
| 型號： | FMS7401LEN14 |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Digital Power Controller |
| 中文描述： | 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14 |
| 封裝： | PLASTIC, DIP-14 |
| 文件頁數(shù)： | 40/80頁 |
| 文件大?。?/td> | 1535K |
| 代理商： | FMS7401LEN14 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁
FMS7401/7401L
PRODUCT SPECIFICATION
40
REV. 1.0.2 6/23/04
6.3
When the PWM Timer 1 circuit is configured in Input Capture Mode, the T1HS2 signal is used as an input of the Timer 1
circuit instead of an output as in PWM Mode. The G5/T1HS2 device pin should be configured by software as an input port.
The Timer 1 circuit may be programmed to capture the TMR1 counter value in the T1RA register with every rising or falling
edge transition of the T1HS2 input. With each TMR1 capture, the T1PND bit of the T1CNTRL register is set. For synchroniza-
tion purposes, the T1HS2 input is synchronized with the F
T1CLK
clock before being allowed to trigger a TMR1 capture. A max-
imum of three F
T1CLK
cycle TMR1 capture delay will occur with each edge transition on the G5/T1HS2 device pin.
Input Capture Mode
Once the Timer 1 circuit is configured for Input Capture Mode, the TMR1 counter starts incrementing continuously from
0x000 through 0xFFF until the Timer 1 is returned to a disabled PWM operating mode. Once the TMR1 counter overflows
(transitions from 0xFFF to 0x000) the T1C0 pending bit on through T1CNTRL register is set.
In Input Capture Mode, it is still possible to generate output signals with variable duty-cycle thanks to the T1CMPA and
T1CMPB compare registers. If enabled, the T1HS1 and ADSTROBE output signals may be generated as in PWM Mode. Refer
to the previous
Pulse Width Modulation (PWM) Mode
section of the datasheet for details.
Figure 13. Timer 1’s Input Capture Mode Block Diagram
1. Refer to
Table 30
of the
Device Memory
section of the datasheet for the detailed memory map.
2. Refer to the
Electrical Characteristics
section of the datasheet.
3. The PLL’s (F
(FS=0)
) output is not affected by the FS[1:0] bit value of the PSCALE register and merely shares the FS[1:0]=00 divide factor.
4. Refer to the
ADC Circuit
section of the datasheet for additional details.
5. The three PS bits have no affect on the dead time, only the TMR1 counter.
6. Hardware interrupts are not executed by the microcontroller core unless the Global Interrupt enable (G) flag of the Status register is set. Refer to the
8-Bit Micro-
controller Core
section of the datasheet for details.
7. The Timer 1 hardware interrupt will be executed in the defined priority order. Refer to the
8-Bit Microcontroller Core
section of the datasheet for details.
8. The full bridge requires two additional output ports to complete the bridge configuration.
9. Refer to the
I/O Ports
section of the datasheet for additional details.
10.Refer to the
Device Memory
section of the datasheet for details regarding the initialization registers.
T1RA
TMR1
PORTGD
G0/T1HS1
F
T1CLK
12
CLOCK
DIVIDER
PS2 PS1 PS0
PSCALE
[11:0]
1
T1CMPA
[11:0]
TMR1=T1CMPB
ENDAS
ADSTROBE
12
G1/AIN3
0
T1CMPB
[11:0]
TMR1=T1CMPA
T1C0
Edge
Control
T1C2
T1PND
Fin
Fout
[11:0]
T1BOUT
G5/T1HS2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FMS7401LVN | Digital Power Controller |
| FMS7401LVN14 | Digital Power Controller |
| FMS7G10US60S | SWTCH ROLLER SPDT 20A SCRW TERM |
| FMS7G10US60 | SWTCH ROLLER SPDT 20A SOLD TERM |
| FMS7G15US60S | SWTCH LEVER SPDT 20A SCREW TERM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FMS7401LEN14_Q | 功能描述:處理器 - 專門應(yīng)用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LVN | 功能描述:處理器 - 專門應(yīng)用 Int Controller for Ballast RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| FMS7401LVN14 | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| FMS7401LVN14_Q | 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT |
| FMS75X6 | 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜，導(dǎo)線 - 管理 >> 線槽，走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"（101.6mm） 長度:36.0"（914.4mm） 顏色:黑 其它名稱:298-HC4BL36 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。