- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375914 > FS6131-01 (Electronic Theatre Controls, Inc.) Programmable Line Lock Clock Generator IC PDF資料下載
參數(shù)資料
| 型號： | FS6131-01 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Programmable Line Lock Clock Generator IC |
| 中文描述： | 可編程線鎖定時鐘發(fā)生器IC |
| 文件頁數(shù)： | 35/39頁 |
| 文件大小： | 435K |
| 代理商： | FS6131-01 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁
35
FS6131-01
Programmable Line Lock Clock Generator IC
However, the 31.5kHz line reference signal is too low in
frequency for the internal loop filter to be used. A series
combination of a 0.015
μ
F capacitor and a 15k
resistor
from power (V
DD
) to the EXTLF pin provides an external
loop filter. A 100pF to 220pF capacitor in parallel with the
combination may improve the filter performance.
For the best PLL performance, program the Post Divider
modulus to allow the VCO to operate at a nominal fre-
quency that is at least 70MHz but less then 230MHz. The
VCO frequency (f
VCO
) can be calculated by
f
f
=
Setting the Post Divider equal to four (N
Px
=4) is a rea-
sonable solution, although there are a number of values
that will work. Try to keep
×
Px
F
N
N
to avoid divider values from becoming too large. These
settings place the VCO frequency at about 100MHz.
Calculate the ideal charge pump current (I
pump
) as
f
I
15
Px
F
HSYNC
VCO
N
N
×
×
.
5000
<
VCO
A
lf
lf
Px
F
HSYNC
kHz
pump
C
R
N
N
2
2
×
=
where R
lf
is the external loop filter series resistor, C
lf
is
the external loop filter series capacitor, and A
VCO
is the
VCO gain. The VCO gain is either:
A
VCO
=125MHz/V if the High Range is selected, or
A
VCO
=75MHz/V if the Low Range is selected.
See Table 16 for more information on the VCO range.
With f
hsync
=31.5kHz, C
lf
=0.015
μ
F, R
lf
=15k
, N
F
=800,
N
Px
=4, and A
VCO
=125MHz/V, the charge pump current is
39.3
μ
A. A 220pF cap across the entire loop filter is also
helpful.
13.2
To generate 800 pixel clocks between HSYNC pulses
occurring on the line reference signal every 31.5kHz,
program the following (refer to Figure 31):
Clear the OSCTYPE bit to 0
Turn off the crystal oscillator via XLROM=7
Set the PFD inputs to select the REF pin and the
Feedback Divider via PDREF=1 and PDFBK=0
Set the Feedback Divider input to select the Post Di-
vider via FBKDSRC=0
Set the Feedback Divider (N
F
) to a modulus of 800
(the desired number of pixel clocks per line) via
FBKDIV[14:0]
Set N
P1
=4, N
P2
=1, and N
P3
=1 for a combined Post
Divider modulus of N
Px
=4 via POST1[1:0],
POST2[1:0], and POST3[1:0].
Select the external loop filter via EXTLF=1
Set XLVTEN=0 and XLPDEN=1 to disable the VCXO
fine tune and the Crystal Loop Phase Frequency
Detector
Set VCOSPD=1 to select the VCO low speed range
Set MLCP[1:0] to 3 to select the 32
μ
A range
The output clock frequency f
CLK
is 25.175MHz, with an
internal VCO frequency of 100.8MHz. Note that the
Crystal Loop was unused in this application.
Example Programming
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FS6282 | DUAL PLL CLOCK GENERATOR IC |
| FS6282-03 | DUAL PLL CLOCK GENERATOR IC |
| FS6M07652RTC | Time-Delay Relay; Contacts:SPST-NO; Time Range:0.2 sec. to 20 sec.; Timing Function:Delay-On-Make; Voltage Rating:120V |
| FS6M07652RTCTU | Fairchild Power Switch(FPS) |
| FS6M07652RTCYDT | Fairchild Power Switch(FPS) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6131-01G | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Programmable Line Lock Clock Generator IC |
| FS6131-01G-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01G-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01I-XTD | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK (IND) RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| FS6131-01I-XTP | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 I2C PROG PLL CLK IND RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。