- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382968 > FS6232-01 (Electronic Theatre Controls, Inc.) TWO WAY MP MOTHERBOARD CLOCK GENERATOR IC PDF資料下載
參數(shù)資料
| 型號(hào)： | FS6232-01 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | TWO WAY MP MOTHERBOARD CLOCK GENERATOR IC |
| 中文描述： | 雙向手機(jī)主板時(shí)鐘發(fā)生器芯片 |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大?。?/td> | 194K |
| 代理商： | FS6232-01 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
AMERICAN MICROSYSTEMS, INC.
September 2000
9.18.00
3
FS6232-01
Two-Way MP Motherboard Clock Generator IC
ISO9001
2.0 Programming Information
Table 4: Function/Clock Enable Configuration
CONTROL INPUTS
CLOCK OUTPUTS (MHz)
PWR_
DWN#
SEL
133/100#
SEL_A
SEL_B
HOST_P
1:4
HOST_N
1:4
MREF_P,
MREF_N
CK66_
0:3
PCI_
0:9
CK48_
0:1
REF
1
0
0
0
100.00
100.00
50.00
66.67
33.33
48.008
14.318
1
0
0
1
reserved
reserved
reserved
reserved
reserved
reserved
reserved
1
0
1
0
reserved
reserved
reserved
reserved
reserved
reserved
reserved
1
0
1
1
tristate
tristate
tristate
tristate
tristate
tristate
tristate
1
1
0
0
133.33
133.33
66.67
66.67
33.33
48.008
14.318
1
1
0
1
reserved
reserved
reserved
reserved
reserved
reserved
reserved
1
1
1
0
reserved
reserved
reserved
reserved
reserved
reserved
reserved
1
1
1
1
XIN ÷ 2
XIN ÷ 2
XIN ÷ 4
XIN ÷ 4
XIN ÷ 8
XIN ÷ 2
XIN
0
X
X
X
2
×
IREF
tristate
low
low
low
low
low
Table 5: Synthesis Error
CLOCK
TARGET
(MHz)
ACTUAL
(MHz)
DEVIATION
(ppm)
100.0000
99.9963
-36.657
HOST_P1:4,
HOST_N1:4
133.3333
133.3072
-195.924
50.0000
49.9982
-36.657
MREF_P,
MREF_N
66.6667
66.6536
-195.924
CK66
66.6667
66.6642
-36.657
PCI
33.3333
33.3321
-36.657
CK48
(1)
48MHz USB clock is required to be +167ppm off from 48.000MHz to conform to USB
standards.
48.000
48.008
+167
1.
2.
Spread spectrum is disabled
3.0 HOST Buffer Current Control
The current supplied at the HOST outputs is controlled by
two parameters:
1) the value of the programming resistor from the IREF
pin to ground (VSS), and
2) the multiplier factor determined by the logic setting of
the ISEL_0 and ISEL_1 pins.
3.1
The HOST output current is a mirrored and scaled copy
of the reference current flowing through the programming
resistor on the IREF pin. Conceptually, the circuit given in
Figure 2 shows how the mirror current is generated.
The voltage that appears at the IREF pin is one-third of
the voltage at the VDD_I pin. The reference current is
×
=
Current Reference
IREF
REF
R
I
VDD_I
3
1
.
3.2
The mirrored reference current can be increased by
adding one or more copies of the mirror current together.
The additional current is controlled by the logic settings
on the ISEL_0 and ISEL_1 pins.
Current Scaling
Table 6: Current Multiplier
ISEL_0
ISEL_1
MULTPLIER
0
0
I
O
= 5
×
I
REF
I
O
= 6
×
I
REF
I
O
= 4
×
I
REF
I
O
= 7
×
I
REF
0
1
1
0
1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FS6261-01 | Motherboard Clock Generator IC |
| FS6284 | Dual PLL Clock Generator IC |
| FS6284-01 | Dual PLL Clock Generator IC |
| FS6322-05 | Three-PLL Clock Generator IC |
| FS6322-08 | THREE PLL CLOCK GENERATOR IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6261-01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Motherboard Clock Generator IC |
| FS6282 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DUAL PLL CLOCK GENERATOR IC |
| FS6282-03 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DUAL PLL CLOCK GENERATOR IC |
| FS6284 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual PLL Clock Generator IC |
| FS6284-01 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual PLL Clock Generator IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。