- 您現在的位置：買賣IC網 > PDF目錄370260 > FW80200M733 Microprocessor PDF資料下載
參數資料
| 型號： | FW80200M733 |
| 英文描述： | Microprocessor |
| 中文描述： | 微處理器 |
| 文件頁數： | 11/36頁 |
| 文件大?。?/td> | 461K |
| 代理商： | FW80200M733 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Intel
80200 Processor based on Intel
XScale
Microarchitecture
Functional Overview
Datasheet
August 2002
11
2.8
Fill Buffer (FB) and Pend Buffer (PB)
The 4-entry Fill Buffer works with the core to hold loads until the bus controller can act on them.
The FB and the 4-entry Pend Buffer work with the d-cache and mini-data cache to provide
“hit-under-miss” capability, allowing the core to seek other data in the caches while “miss” data is
being fetched from memory. The FB can contain up to four unique “miss” addresses (logical),
allowing four “misses” before the core is stalled. The PB holds up to four addresses (logical) for
additional “misses” to those addresses that are already in the FB. A coprocessor register can
specify draining of the Fill and Pend (Write) Buffers.
2.9
Write Buffer (WB)
The Write Buffer holds data for storage to memory until the bus controller can act on it. The WB is
8-entries deep, where each entry holds 16 bytes. The WB is constantly enabled, and accepts data
from the core, d-cache, or mini-data cache.
Coprocessor 15, register 1 specifies whether WB coalescing is enabled or disabled. When
coalescing is disabled, stores to memory occur in program order regardless of the attribute bits
within the descriptors located in the DTLB. When coalescing is enabled, the attribute bits within
the descriptors located in the DTLB are examined to determine when coalescing is enabled for the
destination region of memory. When coalescing is enabled in both CP15, R1 and the DTLB, then
data entering the WB can coalesce with any of the 8-entries (16 bytes) and then be stored to the
destination memory region, but possibly out of program order.
Stores to a memory region specified to be non-cacheable and non-bufferable by the attribute bits
within the descriptors located in the DTLB causes the Core to stall until the store completes. A
coprocessor register can specify draining of the write buffer.
2.10
Multiply-Accumulate Coprocessor (CP0)
For efficient processing of high-quality audio algorithms, CP0 provides 40-bit accumulation of
16x16, dual-16x16 (SIMD), and 32x32 signed multiplies. Special MAR and MRA instructions are
implemented to Move 40-bit Accumulator to Two Core General Registers (MAR) and Move Two
Core General Registers to 40-bit Accumulator (MRA). The 40-bit accumulator can be stored or
loaded to or from d-cache, mini-data cache, or memory using two STC or LDC instructions.
16x16 signed multiply-accumulates (MIAxy) multiply either the high/high, low/low, high/low, or
low/high 16 bits of a 32-bit core general register (multiplier) and another 32-bit core general
register (multiplicand) to produce a full 32-bit product which is sign-extended to 40 bits and then
added to the 40-bit accumulator.
Dual signed 16x16 (SIMD) multiply-accumulates (MIAPH) multiply the high/high and low/low
16-bits of a packed 32-bit core general register (multiplier) and another packed 32-bit core general
register (multiplicand) to produce two 16-bits products which are both sign-extended to 40 bits and
then both added to the 40-bit accumulator.
32x32 signed multiply-accumulates (MIA) multiply a 32-bit core general register (multiplier) and
another 32-bit core general register (multiplicand) to produce a 64-bit product where the 40 LSBs
are added to the 40-bit accumulator. 16x32 versions of the multiply-accumulate instructions
complete in a single cycle.
相關PDF資料 |
PDF描述 |
|---|---|
| FW802 | Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device |
| FW802A | Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device |
| FW802A-DB | Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device |
| FW802C | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW802C-DB | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
相關代理商/技術參數 |
參數描述 |
|---|---|
| FW80200M733 S L678 | 制造商:Intel 功能描述:MPU 80200 Processor 32-Bit 0.18um 733MHz 241-Pin BGA |
| FW80200M733SL678 | 功能描述:IC I/O PROCESSOR 733MHZ 241-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| FW80219M400 S L7CL | 制造商:Intel 功能描述:PCI Processor 544-Pin BGA1 |
| FW80219M400SL7CL | 功能描述:IC MPU 32-BIT PCI XSCALE 544BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA（25x25） 包裝:托盤 |
| FW80219M600SL7CM | 功能描述:IM MPU 32-BIT PCI XSCALE 544BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設備封裝:144-LQFP 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復。