參數(shù)資料
型號(hào): FW80200M733
英文描述: Microprocessor
中文描述: 微處理器
文件頁(yè)數(shù): 12/36頁(yè)
文件大?。?/td> 461K
代理商: FW80200M733
Intel
80200 Processor based on Intel
XScale
Microarchitecture
Functional Overview
12
August 2002
Datasheet
2.11
Clock and Power Management
The Intel
80200 processor was designed with power saving techniques that power-up a functional
block only when it is needed. Low power modes are selectable by programming CP 14, register 6.
The Intel
80200 processor was designed to allow dynamic clocking. The core clock frequency is
set by programming CP14, Register 7. This enables software to conserve power by matching the
core clock frequency to the current workload.
2.12
Performance Monitoring Unit (PMU)
The Performance Monitoring Unit contains two 32-bit event counters and one 32-bit clock counter.
The event counters can be programmed to monitor i-cache hit rate, data caches hit rate, ITLB hit
rate, DTLB hit rate, pipeline stalls, BTB prediction hit rate, and instruction execution count.
2.13
Debug Unit
The Debug Unit is accessed through the JTAG port. The industry-standard IEEE1149.1 JTAG port
consists of a Test Access Port (TAP) controller, Boundary-Scan register, instruction and data
registers, and dedicated signals TDI, TDO, TCK, TMS, and TRST#. The debug unit, when used
with debugger application code running on a host system outside of the Intel
80200 processor,
allows a program running on the Intel
80200 processor to be debugged. It allows the debugger
application code or a debug exception to stop program execution and re-direct execution to a debug
handling routine. Debug exceptions are instruction breakpoint, data breakpoint, software
breakpoint, external debug breakpoint, exception vector trap, and trace buffer full breakpoint. Once
execution has stopped, the debugger application code can examine or modify the core’s state,
co-processor state, or memory. The debugger application code can then restart program execution.
The debug unit has two hardware instruction breakpoint registers, two hardware data breakpoint
registers, and a hardware data breakpoint control register. The second data breakpoint register can
be alternatively used as a mask register for the first data breakpoint register. A 256-entry trace
buffer provides the ability to capture control flow messages or addresses. A JTAG instruction
(LDIC) can be used to download a debug handler via the JTAG port to the mini-instruction cache
(the i-cache has a 2 KByte mini-instruction cache, like the mini-data cache, that is used only to
hold a debug handler).
相關(guān)PDF資料
PDF描述
FW802 Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW802A Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW802A-DB Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW802C FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE
FW802C-DB FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW80200M733 S L678 制造商:Intel 功能描述:MPU 80200 Processor 32-Bit 0.18um 733MHz 241-Pin BGA
FW80200M733SL678 功能描述:IC I/O PROCESSOR 733MHZ 241-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
FW80219M400 S L7CL 制造商:Intel 功能描述:PCI Processor 544-Pin BGA1
FW80219M400SL7CL 功能描述:IC MPU 32-BIT PCI XSCALE 544BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA(25x25) 包裝:托盤
FW80219M600SL7CM 功能描述:IM MPU 32-BIT PCI XSCALE 544BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤