- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW802 Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device PDF資料下載
參數(shù)資料
| 型號(hào)： | FW802 |
| 英文描述： | Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device |
| 中文描述： | 低功耗PHY的IEEE 1394A端口- 2000兩線收發(fā)器/仲裁器裝置 |
| 文件頁數(shù)： | 10/36頁 |
| 文件大?。?/td> | 461K |
| 代理商： | FW802 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Intel
80200 Processor based on Intel
XScale
Microarchitecture
Functional Overview
10
August 2002
Datasheet
2.6
Data Cache (D-Cache)
The D-Cache can contain high-use data such as lookup tables and filter coefficients, allowing the
core access to data at core frequencies. This prevents core stalls caused by multicycle accesses to
external memory.
The 32 KByte d-cache is 32-set/32-way associative, where each set contains 32-ways and each
way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty
bits (one for each of two 8-byte groupings in a line), and one valid bit. For each of the 32 sets,
0-28 ways can be locked, unlocked, or used as local SRAM. Unlocked ways are replaceable via a
round robin policy.
The d-cache (together with the mini-data cache) can be enabled or disabled. Attribute bits within
the descriptors contained in the DTLB of the DMMU provide significant control over an enabled
d-cache. These bits specify cache operating modes such as read and write allocate, write-back,
write-through, and d-cache versus mini-data cache targeting
The d-cache (and mini-data cache) work with the load buffer and pend buffer to provide
“hit-under- miss” capability that allows the core to access other data in the cache after a “miss” is
encountered (see
Section 2.8, “Fill Buffer (FB) and Pend Buffer (PB)” on page 11
for more
information). The d-cache (and mini-data cache) works in conjunction with the write buffer for
data that is to be stored to memory (see
Section 2.9, “Write Buffer (WB)” on page 11
for more
information).
2.7
Mini-Data Cache
The Mini-data Cache can contain frequently changing data streams such as MPEG video, allowing
the core access to data streams at core frequencies. This prevents core stalls caused by multicycle
accesses to external memory. The mini-data cache relieves the d-cache of data “thrashing” caused
by frequently changing data streams.
The 2 KByte mini-data cache is 32-set/2-way associative, where each set contains 2-ways and each
way contains a tag address, a cache line (32 bytes with one parity bit per byte) of data, two dirty
bits (one for each of two 8-byte groupings in a line), and a valid bit. The mini-data cache uses a
round robin replacement policy, and cannot be locked.
The mini-data cache (together with the d-cache) can be enabled or disabled. Attribute bits
contained within a coprocessor register specify operating modes write and/or read allocate,
write-back, and write-through.
The mini-data cache (and d-cache) work with the load buffer and pend buffer to provide
“hit-under-miss” capability that allows the core to access other data in the cache after a “miss” is
encountered (see
Section 2.8, “Fill Buffer (FB) and Pend Buffer (PB)” on page 11
for more
information). The mini-data cache (and d-cache) works in conjunction with the write buffer for
data that is to be stored to memory (see
Section 2.9, “Write Buffer (WB)” on page 11
for more
information).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW802A | Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device |
| FW802A-DB | Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device |
| FW802C | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW802C-DB | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803-09-DB | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW80200M400 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| FW80200M400SL676 | 功能描述:IC I/O PROCESSOR 400MHZ 241-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點(diǎn):- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應(yīng)商設(shè)備封裝:357-PBGA（25x25） 包裝:托盤 |
| FW80200M600 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor |
| FW80200M600 S L677 | 制造商:Intel 功能描述:MPU 80200 Processor 32-Bit 0.18um 600MHz 241-Pin BGA |
| FW80200M600 SL677 | 制造商:Intel 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。