參數(shù)資料
型號: FW802
英文描述: Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
中文描述: 低功耗PHY的IEEE 1394A端口- 2000兩線收發(fā)器/仲裁器裝置
文件頁數(shù): 9/36頁
文件大?。?/td> 461K
代理商: FW802
Intel
80200 Processor based on Intel
XScale
Microarchitecture
Functional Overview
Datasheet
August 2002
9
2.4
Data Memory Management Unit (DMMU)
For data fetches, the DMMU controls logical-to-physical address translation, memory access
permissions, memory domain identifications, and attributes (governing operation of the data cache
or mini-data cache and write buffer). The DMMU contains a 32-entry, fully associative data
translation look-a-side buffer (DTLB) that has a round-robin replacement policy. DTLB entries
0-30 can be locked.
When a data fetch misses in the DTLB, the DMMU invokes an automatic table-walk mechanism
that fetches an associated descriptor from memory and loads it into the DTLB. The descriptor
contains information for logical-to-physical address translation, memory access permissions,
memory domain identifications, and attributes (governing operation of the d-cache or mini-data
cache and write buffer). The DMMU then continues the data fetch by using the address translation
just entered into the DTLB. When a data fetch hits in the DTLB, the DMMU continues the fetch
using the address translation already resident in the DTLB.
Access permissions for each of up to sixteen memory domains can be programmed. When a data
fetch is attempted to an area of memory in violation of access permissions, then the attempt is
aborted and a data abort is sent to the core for exception processing. The IMMU and DMMU can
be enable or disable together.
2.5
Instruction Cache (I-Cache)
The I-Cache can contain high-use multiple code segments or entire programs, allowing the core
access to instructions at core frequencies. This prevents core stalls caused by multicycle accesses to
external memory.
The 32 KByte i-cache is 32-set/32-way associative, where each set contains 32-ways and each way
contains a tag address, a cache line (eight 32-bit words and one parity bit per word) of instructions,
and a line-valid bit. For each of the 32 sets, 0-28 ways can be locked. Unlocked ways are
replaceable via a round robin policy.
The i-cache can be enabled or disabled. Attribute bits within the descriptors contained in the ITLB
of the IMMU provide some control over an enabled i-cache.
When a needed line (eight 32-bit words) is not present in the i-cache, the line is fetched (critical
word first) from memory via a two-level-deep fetch queue.
相關PDF資料
PDF描述
FW802A Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW802A-DB Low-Power PHY IEEE 1394A-2000 Two-Cable Transceiver/Arbiter Device
FW802C FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE
FW802C-DB FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE
FW803-09-DB PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device
相關代理商/技術參數(shù)
參數(shù)描述
FW80200M400 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
FW80200M400SL676 功能描述:IC I/O PROCESSOR 400MHZ 241-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:2 系列:MPC8xx 處理器類型:32-位 MPC8xx PowerQUICC 特點:- 速度:133MHz 電壓:3.3V 安裝類型:表面貼裝 封裝/外殼:357-BBGA 供應商設備封裝:357-PBGA(25x25) 包裝:托盤
FW80200M600 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Microprocessor
FW80200M600 S L677 制造商:Intel 功能描述:MPU 80200 Processor 32-Bit 0.18um 600MHz 241-Pin BGA
FW80200M600 SL677 制造商:Intel 功能描述: