- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW802C FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE PDF資料下載
參數(shù)資料
| 型號： | FW802C |
| 英文描述： | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| 中文描述： | 防火墻802C低-動力IEEE 1394A端口- 2000兩艘電纜收發(fā)器/仲裁器裝置 |
| 文件頁數(shù)： | 4/24頁 |
| 文件大?。?/td> | 301K |
| 代理商： | FW802C |
FW802C Low-Power PHY IEEE1394A-2000
Two-Cable Transceiver/Arbiter Device
Data Sheet, Rev. 1
August 2002
4
Agere Systems Inc.
Description
(continued)
resistors that is directly connected to the twisted-pair B
(TPB) signals is coupled to ground through a parallel
RC network with recommended resistor and capacitor
values of 5 k
and 220 pF, respectively.
The value of the external resistors are specified to
meet the standard specifications when connected in
parallel with the internal receiver circuits.
The driver output current, along with other internal
operating currents, is set by an external resistor. This
resistor is connected between the R0 and R1 signals
and has a value of 2.49 k
±
1%.
The FW802C supports suspend/resume as defined in
the IEEE1394a-2000 specification. The suspend
mechanism allows an FW802C port to be put into a
suspended state. In this state, a port is unable to
transmit or receive data packets; however, it remains
capable of detecting connection status changes and
detecting incoming TPBias. When all ports of the
FW802C are suspended, all circuits except the bias
voltage reference generator and the bias detection
circuits are powered down, resulting in significant
power savings. The use of suspend/resume is
recommended.
The signal, C/LKON, as an input, indicates whether a
node is a contender for bus manager. When the
C/LKON signal is asserted, it means the node is a
contender for bus manager. When the signal is not
asserted, it means that the node is not a contender.
The C bit corresponds to bit 20 in the self-ID packet
(see Table 4-29 of the IEEE 1394-1995 standard for
additional details).
The power class bits of the self-ID packet do not have
a default value. These bits can be initialized and read/
written through the LLC using Figure 6-1 (PHY
Register Map) of the IEEE 1394a-2000 standard. See
Table 8 for the address space of the Pwr_class
register.
A powerdown signal (PD) is provided to allow a
powerdown mode where most of the PHY circuits are
powered down to conserve energy in battery-powered
applications. The internal logic in FW802C is reset as
long as the powerdown signal is asserted. A cable
status signal, CNA, provides a high output when none
of the twisted-pair cable ports are receiving incoming
bias voltage. This output is not debounced. The CNA
output can be used to determine when to power the
PHY down or up. In the powerdown mode, all circuitry
is disabled except the CNA circuitry. It should be noted
that when the device is powered down, it does not act
in a repeater mode.
When the power supply of the PHY is removed while
the twisted-pair cables are connected, the PHY
transmitter and receiver circuitry has been designed to
present a high impedance to the cable in order to not
load the TPBIAS signal voltage on the other end of the
cable.
For reliable operation, the TPBn signals must be
terminated using the normal termination network
regardless of whether a cable is connected to a port or
not connected to a port. For those applications, when
FW802C is used with one of the ports not brought out
to a connector, those unused ports may be left
unconnected without normal termination. When a port
does not have a cable connected, internal connect-
detect circuitry will keep the port in a disconnected
state.
Note:
All gap counts on all nodes of a 1394 bus must
be identical. This may be accomplished by using
PHY configuration packets (see Section 4.3.4.3
of IEEE 1394-1995 standard) or by using two
bus resets, which resets the gap counts to the
maximum level (3Fh).
The link power status (LPS) signal works with the
C/LKON signal to manage the LLC power usage of the
node. The LPS signal indicates that the LLC of the
node is powered up or powered down. If LPS is inac-
tive for more than 1.2
μ
s and less than 25
μ
s, PHY/link
interface is reset. If LPS is inactive for greater than
25
μ
s, the PHY will disable the PHY/link interface to
save power. FW802C continues its repeater function.
If the PHY then receives a link-on packet, the C/LKON
signal is activated to output a 6.114 MHz signal, which
can be used by the LLC to power itself up. Once the
LLC is powered up, the LPS signal communicates this
to the PHY and the PHY/link interface is enabled.
C/LKON signal is turned off when LPS is active or
when a bus reset occurs, provided the interrupt that
caused C/LKON is not present.
When the PHY/link interface is in the disabled state,
the FW802C will automatically enter a low-power
mode, if all ports are inactive (disconnected, disabled,
or suspended). In this low-power mode, the FW802C
disables its PLL and also disables parts of reference
circuitry depending on the state of the ports (some ref-
erence circuitry must remain active in order to detect
incoming TP bias). The lowest power consumption (the
microlow-power sleep mode) is attained when all ports
are either disconnected or disabled with the ports inter-
rupt enable bit cleared. The FW802C will exit the low-
power mode when the LPS input is asserted high or
when a port event occurs that requires the FW802C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW802C-DB | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803-09-DB | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW803 | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW804-09-DB | PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device |
| FW804 | PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW802C-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW803-09-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW80321M400 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80321 I/O Processor |
| FW80321M400SL6R2 | 功能描述:IC I/O PROCESSOR CMOS 544BGA PKG RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。