- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW802C FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE PDF資料下載
參數(shù)資料
| 型號： | FW802C |
| 英文描述： | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| 中文描述： | 防火墻802C低-動力IEEE 1394A端口- 2000兩艘電纜收發(fā)器/仲裁器裝置 |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 301K |
| 代理商： | FW802C |
8
Agere Systems Inc.
Data Sheet, Rev. 1
October 2002
Two-Cable Transceiver/Arbiter Device
FW802C Low-Power PHY IEEE1394A-2000
Signal Information
(continued)
Table 1. Signal Descriptions
(continued)
Pin
Signal
*
Type
Name/Description
14
LPS
I
Link Power Status.
LPS is connected to either the V
DD
supplying the
LLC or to a pulsed output that is active when the LLC is powered for the
purpose of monitoring the LLC power status. If LPS is inactive for more
than 1.2
μ
s and less than 25
μ
s, interface is reset. If LPS is inactive for
greater than 25
μ
s, the PHY will disable the PHY/Link interface to save
power. FW802C continues its repeater function.
Link Request.
LREQ is an output from the LLC that requests the PHY to
perform some service. Bus-keeper circuitry is built into this terminal.
Powerdown.
When asserted high, PD turns off all internal circuitry except
the bias-detect circuits that drive the CNA signal. Internal FW802C logic is
kept in the reset state as long as PD is asserted. PD terminal is provided
for backward compatibility. It is recommended that the FW802C be
allowed to manage its own power consumption using suspend/resume in
conjunction with LPS. C/LKON features are defined in 1394a-2000.
Power for PLL Circuit.
PLLV
DD
supplies power to the PLL circuitry
portion of the device.
Ground for PLL Circuit.
PLLV
SS
is tied to a low-impedance ground
plane.
Current Setting Resistor.
An internal reference voltage is applied to a
resistor connected between R0 and R1 to set the operating current and
the cable driver output current. A low temperature-coefficient resistor
(TCR) with a value of 2.49 k
±
1% should be used to meet the
IEEE
1394
-1995 standard requirements for output voltage limits.
48
LREQ
I
18
PD
I
41
PLLV
DD
—
42
PLLV
SS
—
37
R0
I
38
R1
45
/RESET
I
Reset (Active-Low).
When /RESET is asserted low (active), the FW802C
is reset. An internal pull-up resistor, which is connected to V
DD
, is
provided, so only an external delay capacitor is required. This input is a
standard logic buffer and can also be driven by an open-drain logic output
buffer.
Test Mode Control.
SE is used during the manufacturing test and should
be tied to V
SS
.
Test Mode Control.
SM is used during the manufacturing test and should
be tied to V
SS
.
System Clock.
SYSCLK provides a 49.152 MHz clock signal, which is
synchronized with the data transfers to the LLC.
Analog I/O
Portn, Port Cable Pair A.
TPAn is the port A connection to the twisted-
pair cable. Board traces from each pair of positive and negative differen-
tial signal pins should be kept matched and as short as possible to the
external load resistors and to the cable connector.
Analog I/O
Portn, Port Cable Pair A.
TPAn is the port A connection to the twisted-
pair cable. Board traces from each pair of positive and negative differen-
tial signal pins should be kept matched and as short as possible to the
external load resistors and to the cable connector.
Analog I/O
Portn, Port Cable Pair B.
TPBn is the port B connection to the twisted-
pair cable. Board traces from each pair of positive and negative differen-
tial signal pins should be kept matched and as short as possible to the
external load resistors and to the cable connector.
* Active-low signals are indicated by “/” at the beginning of signal names, within this document.
21
SE
I
22
SM
I
46
SYSCLK
O
28
TPA0+
34
TPA1+
27
TPA0
33
TPA1
26
TPB0+
32
TPB1+
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW802C-DB | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803-09-DB | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW803 | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW804-09-DB | PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device |
| FW804 | PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW802C-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW803-09-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW80321M400 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80321 I/O Processor |
| FW80321M400SL6R2 | 功能描述:IC I/O PROCESSOR CMOS 544BGA PKG RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。