- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370260 > FW802C FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE PDF資料下載
參數(shù)資料
| 型號： | FW802C |
| 英文描述： | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| 中文描述： | 防火墻802C低-動力IEEE 1394A端口- 2000兩艘電纜收發(fā)器/仲裁器裝置 |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 301K |
| 代理商： | FW802C |
Agere Systems Inc.
7
Data Sheet, Rev. 1
October 2002
Two-Cable Transceiver/Arbiter Device
FW802C Low-Power PHY IEEE1394A-2000
Signal Information
(continued)
Table 1. Signal Descriptions
Pin
Signal
*
Type
Name/Description
17
C/LKON
I/O
Bus Manager Capable Input and Link-On Output.
On hardware reset,
this pin is used to set the default value of the contender status indicated
during self-ID. The bit value programming is done by tying the signal
through a 10 k
resistor to V
DD
(high, bus manager capable) or to GND
(low, not bus manager capable). Using either the pull-up or pull-down
resistor allows the link-on output to override the input value when neces-
sary.
After hardware reset, this pin is set as an output. If the LPS is inactive,
C/LKON indicates one of the following events by asserting a 6.114 MHz
signal.
1. FW802C receives a link-on packet addressed to this node.
2. Port_event register bit is 1.
3. Any of the Timeout, Pwr_Fail, or Loop register bits are 1 and the
Resume_int register bit is also 1. Once activated, the C/LKON output
will continue active until the LPS becomes active. The PHY also deas-
serts the C/LKON output when a bus reset occurs, if the C/LKON is
active due solely to the reception of a link-on packet.
Note:
If an interrupt condition exists that would otherwise cause the
C/LKON output to be activated if the LPS were inactive, the
C/LKON output will be activated when the LPS subsequently
becomes inactive.
Cable-Not-Active Output.
CNA is asserted high when none of the PHY
ports are receiving an incoming bias voltage. This circuit remains active
during the powerdown mode.
Cable Power Status.
CPS is normally connected to the cable power
through a 400 k
resistor. This circuit drives an internal comparator that
detects the presence of cable power. This information is maintained in one
internal register and is available to the LLC by way of a register read (see
Table 8, Register 0).
Control I/O.
The CTLn signals are bidirectional communications control
signals between the PHY and the LLC. These signals control the passage
of information between the two devices. Bus-keeper circuitry is built into
these terminals.
Data I/O.
The Dn signals are bidirectional and pass data between the
PHY and the LLC. Bus-keeper circuitry is built into these terminals.
13
CNA
O
20
CPS
I
1
CTL0
I/O
2
CTL1
3, 4, 6,
7, 8, 9,
10, 11
19
D[0:7]
I/O
/ISO
I
Link Interface Isolation Disable Input (Active-Low).
/ISO controls the
operation of an internal pulse differentiating function used on the
PHY-LLC interface signals, CTLn and Dn, when they operate as outputs.
When /ISO is asserted low, the isolation barrier is implemented between
PHY and its LLC (as described in Annex J of IEEE1394-1995).
/ISO is normally tied high to disable isolation differentiation. Bus-keepers
are enabled when /ISO is high (inactive) on CTL, D, and LREQ. When
/ISO is low (active), the bus-keepers are disabled. Please refer to Agere’s
application note AP98-074CMPR for more information on isolation.
* Active-low signals are indicated by “/” at the beginning of signal names, within this document.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FW802C-DB | FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803-09-DB | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW803 | PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW804-09-DB | PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device |
| FW804 | PHY IEEE 1394A Four-Cable Transceiver/Arbiter Device |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FW802C-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:FW 802C LOW - POWER IEEE 1394A-2000 TWO CABLE TRANSCEIVER/ ARBITER DEVICE |
| FW803 | 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW803-09-DB | 制造商:AGERE 制造商全稱:AGERE 功能描述:PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device |
| FW80321M400 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:80321 I/O Processor |
| FW80321M400SL6R2 | 功能描述:IC I/O PROCESSOR CMOS 544BGA PKG RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。