- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄299161 > GS8150V36AB-300IT (GSI TECHNOLOGY) 512K X 36 LATE-WRITE SRAM, 1.6 ns, PBGA119 PDF資料下載
參數(shù)資料
| 型號： | GS8150V36AB-300IT |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 512K X 36 LATE-WRITE SRAM, 1.6 ns, PBGA119 |
| 封裝： | FBGA-119 |
| 文件頁數(shù)： | 9/25頁 |
| 文件大?。?/td> | 885K |
| 代理商： | GS8150V36AB-300IT |
GS8150V18/36AB-357/333/300/250
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.08 9/2008
17/25
2003, GSI Technology
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
ID Register Contents
Die
Revision
Code
Not Used
I/O
Configuration
GSI Technology
JEDEC Vendor
ID Code
Presence
Register
Bit # 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
0
x36
X X X X
0
X
1
0
1
0
1
0
0 0 1 1 0 1 1 0 0 1
1
x18
X X X X
0
X
1
0
1
0
1
0
1
0
0 0 1 1 0 1 1 0 0 1
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS816032T-250T | 512K X 32 CACHE SRAM, 5.5 ns, PQFP100 |
| GS816036BGT-300 | 512K X 36 CACHE SRAM, 5.3 ns, PQFP100 |
| GS816037T-133I | 512K X 36 CACHE SRAM, 3.5 ns, PQFP100 |
| GS8160E18AT-300 | 1M X 18 CACHE SRAM, 5 ns, PQFP100 |
| GS8160V18AGT-150IT | 1M X 18 CACHE SRAM, 7.5 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8150V36AB-333 | 制造商:GSI Technology 功能描述:GS8150V36AB-333 - Trays |
| GS8150V36AB-333I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM |
| GS8150V36AB-357 | 制造商:GSI Technology 功能描述:GS8150V36AB-357 - Trays |
| GS8150V36AB-357I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM |
| GS8150V36AGB-250 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:1M x 18, 512K x 36 18Mb Register-Register Late Write SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。