- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370395 > GT28F320D18B110 x16 Flash EEPROM PDF資料下載
參數(shù)資料
| 型號： | GT28F320D18B110 |
| 英文描述： | x16 Flash EEPROM |
| 中文描述： | x16閃存EEPROM |
| 文件頁數(shù)： | 48/83頁 |
| 文件大?。?/td> | 836K |
| 代理商： | GT28F320D18B110 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁當(dāng)前第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁
28F320D18
44
Product Preview
Read Configuration Register
Status Register
WAIT# Output
7.3.2.1
Address Latch
The address latch latches the address during read and write cycles. The internal address latch is
controlled by ADV#. When ADV# is low, the latch is open. The latch closes when ADV# is driven
high or upon the first rising (or falling) edge of CLK when ADV# is low. This stores the current
address on the bus into the flash memory device and lets the address bus change without affecting
the flash. This pin works the same in write operations; the address to be written to gets latched on
the rising ADV# edge. Since writes are asynchronous, CLK is ignored and the address is not
latched on the clock edge. During asynchronous reads the address latch does not need to be used,
but addresses must then stay stable during the entire read operation. If ADV# is not used, addresses
are latched on the rising edge of CE# during reads, and on the rising edge of CE# or WE# during
writes, whichever goes high first.
7.3.2.2
Read Configuration Register
The read configuration register is a 16-bit register which sets the device’s read configuration, burst
order, frequency configuration and burst length. This register is stored in volatile memory within
the memory device, and is initialized upon return from reset. With the Read Configuration
Register, features of the flash memory device can be easily changed. Previous flash memory
devices such as Advanced Boot Block and Intel StrataFlash memory families did not contain this
register; rather features in these devices were set in hardware and were unchangeable. Being able to
change these features allows a single flash memory component to have several different hardware
features, configurable by the user. This allows this flash chip to work with a wide array of
processors, regardless of their hardware requirements.
7.3.2.3
Status Register
1.8 Volt Dual-Plane Flash memory contains two status registers, one for each partition. Each one is
an eight-bit register which contains the current information about the write state machine, the logic
which controls programming and erasing the device’s memory blocks. This register will report if a
program or erase command had completed successfully, and if not, a reason for the error. Also this
register will report when a program or erase has been suspended, so that the processor can then
issue a program, erase, or read command. This register cannot be written to, only cleared, by
issuing the Clear Status Register command, or by resetting the device.
7.3.2.4
WAIT# Output
1.8 Volt Dual-Plane Flash memory supports four-word, eight-word, and continuous burst lengths.
In continuous burst length, or in 4- or 8-word burst accesses with RCR.3 = 1, an output ball,
WAIT# is provided to simplify CPU to memory communication. The WAIT# informs the system
when data is valid. At a logic 1, there is valid data on the bus, at a logic 0, the data on the bus is
invalid.
Figure 15, “WAIT# Pin Connection Using Multiple Flash Memory Components” on
page 45
, shows how the WAIT# signal can be OR’d for interface to a CPU, to use multiple flash
components.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GT28F320D18B120 | x16 Flash EEPROM |
| GT3-20DP-2.5DSA | Antenna, Sensor, and Communications Trunk Line Connections |
| GT3TK-36DP-DSA | Antenna, Sensor, and Communications Trunk Line Connections |
| GT3TK-48TP-DS | Antenna, Sensor, and Communications Trunk Line Connections |
| GT3-16DP-2.5DSA | Antenna, Sensor, and Communications Trunk Line Connections |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GT28F320D18B120 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Flash EEPROM |
| GT28F320S3-100 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile⑩ MEMORY FAMILY |
| GT28F320S3-120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY |
| GT28F320W18BC60 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel? Wireless Flash Memory |
| GT28F320W18BC80 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel? Wireless Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。