參數(shù)資料
型號(hào): HCS12COREUG
廠商: Motorola, Inc.
英文描述: MC9S12DT128B
中文描述: MC9S12DT128B
文件頁(yè)數(shù): 99/124頁(yè)
文件大小: 577K
代理商: HCS12COREUG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)當(dāng)前第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)
MC9S12DT128B Device User Guide — V01.07
99
A.3.2 NVM Reliability
The reliability of the NVM blocks is guaranteed by stress test during qualification, constant process
monitors and burn-in to screen early life failures.
The failure rates for data retention and program/erase cycling are specified at the operating conditions
noted.
The program/erase cycle count on the sector is incremented every time a sector or mass erase event is
executed.
NOTE:
All values shown in
Table A-12
are target values and subject to further extensive
characterization
Table A-12 NVM Reliability Characteristics
Conditions are shown in
Table A-4
unless otherwise noted
NOTE:
Flash cycling performance is 10 cycles at -40C to +125C. Data retention is
specified for 15 years.
NOTE:
EEPROM cycling performance is 10K cycles at -40C to 125C. Data retention is
specified for 5 years on words after cycling 10K times. However if only 10 cycles
are executed on a word the data retention is specified for 15 years.
4. Burst Programming operations are not applicable to EEPROM
5. Minimum Erase times are achieved under maximum NVM operating frequency f
NVMOP
.
6. Minimum time, if first word in the array is not blank
7. Maximum time to complete check on an erased block
Num C
Rating
Cycles
Data Retention
Lifetime
Unit
1
C Flash/EEPROM (-40C to +125C)
10
15
Years
2
C EEPROM (-40C to +125C)
10,000
5
Years
相關(guān)PDF資料
PDF描述
HCS132KMSR Radiation Hardened Quad 2-Input NAND Schmitt Trigger
HCS132K Radiation Hardened Quad 2-Input NAND Schmitt Trigger
HCS132MS Radiation Hardened Quad 2-Input NAND Schmitt Trigger
HCS132D Radiation Hardened Quad 2-Input NAND Schmitt Trigger
HCS132DMSR RESISTOR NETWORK; THR; BUSSED; 4.7K OHM X 15
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HCS12DBFAMILYPP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HCS12DB Family Product Proposal
HCS12DFAMILYPP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HCS12 D-Family Product Proposal
HCS12H 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:16-bit Microcontroller
HCS12HFAMILYPP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HCS12 H-Family Product Proposal
HCS12XDFAMILYPP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:HCS12 XD-Family Product Brief