- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370781 > HYB18T256160AF (INFINEON TECHNOLOGIES AG) 256 Mbi t DDR2 SDRAM PDF資料下載
參數(shù)資料
| 型號(hào)： | HYB18T256160AF |
| 廠商： | INFINEON TECHNOLOGIES AG |
| 英文描述： | 256 Mbi t DDR2 SDRAM |
| 中文描述： | 256姆噸DDR2內(nèi)存 |
| 文件頁數(shù)： | 73/90頁 |
| 文件大?。?/td> | 1246K |
| 代理商： | HYB18T256160AF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
HYB18T256400/800/160AF
256Mb DDR2 SDRAM
INFINEON Technologies
Page 73 Rev. 1.02 May 2004
6.2 IDD Measurement Conditions
(VDDQ = 1.8V
±
0.1V; VDD = 1.8V
±
0.1V)
Symbol
Parameter/Condition
IDD0
Operating Current
-
One bank Active - Precharge
tCK =tCK(IDD).; tRC = tRC(IDD); tRAS = tRASmin(IDD); CKE is HIGH, CS is HIGH between valid commands.
Address and control inputs are SWITCHING; Data bus inputs are SWITCHING;
IDD1
Operating Current
-
One bank Active - Read - Precharge
IOUT = 0 mA; BL = 4, tCK = tCK(IDD), tRC = tRC(IDD); tRAS = tRASmin(IDD); tRCD = tRCD(IDD), CL = CL(IDD).;AL = 0;
CKE is HIGH, CS is HIGH between valid commands; Address bus inputs are SWITCHING, Data bus inputs are SWITCHING;
IDD2P
Precharge Power-Down Current:
All banks idle; CKE is LOW; tCK = tCK(IDD).; Other control and address inputs are STA-
BLE, Data Bus inputs are FLOATING.
IDD2N
Precharge Standby Current
: All banks idle; CS is HIGH; CKE is HIGH; tCK = tCK(IDD).; Other control and address bus inputs
are SWICHTING; Data bus inputs are SWITCHING.
IDD2Q
Precharge Quiet Standby Current
: All banks idle; CS is HIGH;
CKE is HIGH; tCK = tCK(IDD).; Other control and address bus
inputs are STABLE; Data bus inputs are FLOATING.
IDD3P(0)
Active Power-Down Current
: All banks open; tCK = tCK(IDD).;CKE is LOW; Other control and address inputs are STABLE;
Data Bus inputs are FLOATING. MRS A12 bit is set to “0”(Fast Power-down Exit);
IDD3P(1)
Active Power-Down Current
: All banks open; tCK = tCK(IDD).;CKE is LOW; Other control and address inputs are STABLE;
Data Bus inputs are FLOATING. MRS A12 bit is set to “1”(Slow Power-down Exit);
IDD3N
Active Standby Current
: All banks open; tCK = tCK(IDD).; tRAS = tRASmax(IDD).; tRP = tRP(IDD)., CKE is HIGH; CS is
HIGH between valid commands; Other control and address inputs are SWITCHING; Data Bus inputs are SWITCHING.
IDD4R
Operating Current - Burst Read:
All banks open;
Continuous burst reads; BL = 4; AL = 0, CL = CL(IDD).; tCK = tCK(IDD).;
tRAS = tRASmax(IDD)., tRP = tRP(IDD)., CKE is HIGH, CS is HIGH between valid commands; Address inputs are SWITCH-
ING; Data bus inputs are SWITCHING; IOUT = 0mA.
IDD4W
Operating Current - Burst Write:
All banks open;
Continuous burst writes; BL = 4; AL = 0, CL = CL(IDD).; tCK = tCK(IDD).;
tRAS = tRASmax(IDD)., tRP = tRP(IDD).;CKE is HIGH, CS is HIGH between valid commands; Address inputs are SWITCH-
ING; Data Bus inputs are SWITCHING;
IDD5B
Burst Auto-Refresh Current
: tCK = tCK(IDD); Refresh command every tRFC = tRFC(IDD) interval; CKE is HIGH, CS is
HIGH between valid commands; Other control and address inputs are SWITCHING; Data bus inputs are SWITCHING.
IDD5D
Distributed Auto-Refresh Current
: tCK = tCK(IDD).; Refresh command every tREFI=7.8 μs interval; CKE is LOW and CS is
HIGH between valid commands; Other control and address inputs are SWITCHING; Data bus inputs are SWITCHING
IDD6
Self-Refresh Current
: CKE
≤
0.2V; external clock off, CK and CK at 0V; Other control and address inputs are FLOATING;
Data Bus inputs are FLOATING.
IDD7
All Bank Interleave Read Current:
1. All banks interleaving reads, IOUT = 0 mA; BL = 4, CL=CL(IDD), AL = tRCD(IDD) -1*tCK(IDD);
tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD); CKE is HIGH, CS is high between valid commands, Address bus
inputs are STABLE during DESELECTS; Data bus is SWITCHING.
2. Timing pattern:
-
DDR2 -400 -333
: A0 RA0 A1 RA1 A2 RA2 A3 RA3 D D D D
-
DDR2 -533 -444
: A0 RA0 D A1 RA1 D A2 RA2 D A3 RA3 D D D D D
-
DDR2 -667 -444
: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D
-
DDR2 -667 -555
: A0 RA0 D D A1 RA1 D D A2 RA2 D D A3 RA3 D D D D D D
3. Legend: Activate, RA=Read with Auto-Precharge, D=DESELECT
1. IDD specifications are tested after the device is properly initialized.
2. IDD parameter are specified with ODT disabled.
3. Data Bus consists of DQ, DM, DQS, DQS, RDQS, RDQS, LDQS, LDQS, UDQS and UDQS.
4. Definitions for IDD:
LOW is defined as VIN <= VILAC(max.); HIGH is defined as VIN >= VIHAC(min.);
STABLE is defined as inputs are stable at a HIGH or LOW level
FLOATING is defined as inputs are VREF = VDDQ / 2
SWITCHING is defined as:
Inputs are changing between HIGH and LOW every other clock (once per two clocks) for address and control signals, and
inputs changing between HIGH and LOW every other data transfer (once per clock) for DQ signals not including mask or strobes.
5. Timing parameter minimum and maximum values for IDD current measurements are defined in the following table.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB18T256160AF-3 | 256 Mbi t DDR2 SDRAM |
| HYB18T256160AF-37 | 256 Mbi t DDR2 SDRAM |
| HYB18T256160AF-5 | 256 Mbi t DDR2 SDRAM |
| HYB18T256160AL-3S | 256 Mbi t DDR2 SDRAM |
| HYB18T256400AF | 256 Mbi t DDR2 SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB18T256400AF-3.7 | 制造商:Infineon Technologies AG 功能描述:64M X 4 DDR DRAM, 0.5 ns, PBGA60 |
| HYB18T256400AF-5 | 制造商:Infineon Technologies AG 功能描述:SDRAM, DDR, 64M x 4, 60 Pin, Plastic, BGA |
| HYB18T256800AF-5 | 制造商:Infineon Technologies AG 功能描述: |
| HYB18T512161BF-25 | 制造商:Qimonda 功能描述:SDRAM, DDR, 32M x 16, 84 Pin, Plastic, BGA |
| HYB18T512400AF-5 | 制造商:Intersil Corporation 功能描述:SDRAM, DDR, 128M x 4, 60 Pin, Plastic, BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。