- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377484 > IDT77155L155 (Integrated Device Technology, Inc.) PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT77155L155 |
| 廠(chǎng)商： | Integrated Device Technology, Inc. |
| 英文描述： | PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS |
| 中文描述： | 物理層（增距鏡TC - PMD）的用戶(hù)網(wǎng)絡(luò)接口的155Mbps的ATM網(wǎng)絡(luò)中的應(yīng)用 |
| 文件頁(yè)數(shù)： | 26/50頁(yè) |
| 文件大?。?/td> | 307K |
| 代理商： | IDT77155L155 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)
8.03
26
IDT77155
155Mbps ATM PHY (TC-PMD) USER NETWORK INTERFACE
ADVANCED INFORMATION
Commercial Temperature Range
TRANSMIT K2 BYTE REGISTER
DEFAULT = 8’B00000000
ADDRESS 0X25
Bit
Bit 7
Bit 6
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Symbol
K2Ins[7]
K2Ins[5]
K2Ins[4]
K2Ins[3]
K2Ins[2]
K2Ins[1]
K2Ins[0]
Function
K2 Insertion Bit 7
K2 Insertion Bit 5
K2 Insertion Bit 4
K2 Insertion Bit 3
K2 Insertion Bit 2
K2 Insertion Bit 1
K2 Insertion Bit 0
NOTE:
1. k2Ins[7:0] Value to be inserted into the K2 byte of transmit stream.
Continuously inserts this value into the transmit stream. However, the
least significant 4 bits of the K2 byte in the transmit stream is overridden
by the path RDI value and the line FERF value if error conditions are
detected in the receive section of the transmission convergence logic.
RECEIVE K1 BYTE REGISTER
DEFAULT = 8’BXXXXXXXX
ADDRESS 0X26
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
R
R
R
R
R
R
R
R
Symbol
K1[7]
K1[6]
K1[5]
K1[4]
K1[3]
K1[2]
K1[1]
K1[0]
Function
Receive K1 Bit 7
Receive K1 Bit 6
Receive K1 Bit 5
Receive K1 Bit 4
Receive K1 Bit 3
Receive K1 Bit 2
Receive K1 Bit 1
Receive K1 Bit 0
NOTE:
1. k1[7:0] K1 byte of receive stream. Updated if new K1 byte received for 3
consecutive frames.
RECEIVE K2 BYTE REGISTER
DEFAULT = 8’BXXXXXXXX
ADDRESS 0X27
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
R
R
R
R
R
R
R
R
Symbol
K2[7]
K2[6]
K2[5]
K2[4]
K2[3]
K2[2]
K2[1]
K2[0]
Function
Receive K2 Bit 7
Receive K2 Bit 6
Receive K2 Bit 5
Receive K2 Bit 4
Receive K2 Bit 3
Receive K2 Bit 2
Receive K2 Bit 1
Receive K2 Bit 0
NOTE:
1. k2[7:0] K2 byte of receive stream. Updated if new K2 byte received for 3
consecutive frames
TRANSMIT LINE OVERHEAD STATUS REGISTER
DEFAULT = 8’B00000000
ADDRESS 0X20
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
—
—
—
—
—
—
—
R/W
Symbol
—
—
—
—
—
—
—
LRDI
Function
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Transmit line RDI
insertion into transmit
stream. When set to
logic one, line RDI is
inserted by transmitting
the code 110 into the 3
least significant bits of
the K2 byte of the
transmit stream.
TRANSMIT LINE OVERHEAD CONTROL REGISTER
DEFAULT = 8’B00000000
ADDRESS 0X21
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
—
—
—
—
—
—
—
R/W
Symbol
—
—
—
—
—
—
—
B2Inv
Function
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
When set to logic one,
B2 byte is inverted
before insertion into
transmit stream.
TRANSMIT K1 BYTE REGISTER
DEFAULT = 8’B00000000
ADDRESS 0X24
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Symbol
K1Ins[7]
K1Ins[6]
K1Ins[5]
K1Ins[4]
K1Ins[3]
K1Ins[2]
K1Ins[1]
K1Ins[0]
Function
K1 Insertion Bit 7
K1 Insertion Bit 6
K1 Insertion Bit 5
K1 Insertion Bit 4
K1 Insertion Bit 3
K1 Insertion Bit 2
K1 Insertion Bit 1
K1 Insertion Bit 0
NOTE:
1. k1Ins[7:0] Value to be inserted into the K1 byte of transmit stream.
Continuously inserts this value into the transmit stream.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT77155 | PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS |
| IDT77155L155PX | PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS |
| IDT77301 | UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO |
| IDT77301L12PF | UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO |
| IDT77301L12PFI | UTOPIAFIFO 1 TO 4 (128 x 9 x 4) DEMULTIPLEXER-FIFO |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT77155L155PX | 制造商:INT_DEV_TECH 功能描述: |
| IDT77201L25PF | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT77211L155PQF | 制造商:Integrated Device Technology Inc 功能描述:ATM/SONET SEGMENTATION AND REASSEMBLY CIRCUIT, 208 Pin, Plastic, QFP |
| IDT77V011L155DA | 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話(huà) 接口:I²C，2 線(xiàn)串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱(chēng):296-25223-2 |
| IDT77V011L155DA8 | 功能描述:INTERFACE DPI-UTOPIA 144-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 接口 - 專(zhuān)用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話(huà) 接口:I²C，2 線(xiàn)串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤(pán)（4x4） 包裝:帶卷 (TR) 安裝類(lèi)型:表面貼裝 產(chǎn)品目錄頁(yè)面:1015 (CN2011-ZH PDF) 其它名稱(chēng):296-25223-2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。