- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1924 > IDT82P2821BH (IDT, Integrated Device Technology Inc)IC LIU T1/J1/E1 21+1CH 640-PBGA PDF資料下載
參數(shù)資料
| 型號： | IDT82P2821BH |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 111/151頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T1/J1/E1 21+1CH 640-PBGA |
| 標(biāo)準(zhǔn)包裝： | 5 |
| 功能： | 線路接口單元（LIU） |
| 接口： | E1，J1，T1 |
| 電路數(shù)： | 1 |
| 電源電壓： | 1.8V, 3.3V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 640-BGA 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 640-PBGA-EP（31x31） |
| 包裝： | 托盤 |
| 包括： | 缺陷和警報檢測，驅(qū)動器過流檢測和保護(hù)，LLOS 檢測，PRBSARB / IB 檢測和生成 |
| 其它名稱： | 82P2821BH |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁當(dāng)前第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁
IDT82P2821
21(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
62
February 6, 2009
3.6.2
CLOCK OUTPUTS ON REFA/REFB
The outputs on REFA and REFB can be enabled or disabled, as
determined by the REFA_EN bit (b6, REFA) and the REFB_EN bit (b6,
REFB) respectively.
When the output is disabled, REFA/REFB is in High-Z state.
When the output is enabled, the output of REFA and REFB varies in
different operations. Refer to below for detailed description. Refer to
options in normal operation.
3.6.2.1 REFA/REFB in Clock Recovery Mode
In this mode (default), the clock of REFA and REFB is derived from
the recovered clock of one of the 22 channels as selected by the
REFA[4:0] bits (b4~0,REFA) and REFB[4:0] bits (b4~0,REFB). Deter-
mined by the FS_BYPAS bit (b4, REFCF) a Frequency Synthesizer can
be enabled for REFA (refer to Section 3.6.2.2 Frequency Synthesizer for
REFA Clock Output). If the Frequency Synthesizer is disabled, REFA
will output the recovered 1.544 MHz (T1) or 2.048 MHz (E1) clock
depending on the line mode of the selected channel. REFB output the
recovered 1.544 MHz (T1) or 2.048 MHz (E1) clock depending on the
line mode of the selected channel.
The recovered line clock can be output to REFA and REFB before or
after it passed the receive Jitter Attenuator (RJA) selected by the
JA_BYPAS bit (b6, REFCF).
3.6.2.2 Frequency Synthesizer for REFA Clock Output
For REFA a Frequency Synthesizer can be enabled or bypassed
(default) as selected by FS_BYPASS bit (b4, REFCF). The output
frequency is selected by the FREQ[2:0] bits (b2~0, REFCF). Frequen-
cies supported are 8 KHz, 64 KHz, 2.048 MHz, 4.096 MHz, 8.192 MHz,
19.44 MHz or 32.768 MHz.
3.6.2.3 Free Run Mode for REFA Clock Output
REFA can also be selected to provide a free running clock locked to
MCLK. To enable this mode the Frequency Synthesizer has to be
enabled by setting the FS_BYPAS bit (b4, REFCF) to ‘0’, and the FREE
bit (b3, REFCF) has to be set to ‘1’. REFA will provide a frequency
clock locked to MCLK.
3.6.2.4 REFA/REFB Driven by External CLKA/CLKB Input
In this mode, the clock of REFA and REFB is driven from an external
clock input of CLKA and CLKB respectively. CLKA and CLKB are
selected as an input source by setting REFA[4:0] bits (b4~0, REFA) and
REFB[4:0] bits (b4~0, REFB) to any value from ‘11101’ to ‘11111’.
CLKA and CLKB are an external T1/J1 (1.544 MHZ) or E1 (2.048
MHz) Clock Input. The CKA_T1E1 bit (b5, REFA) and CKB_T1E1 bit
(b5, REFB) should be set to match the input clock frequency.
Determined by the FS_BYPASS bit (b4, REFCF), a Frequency
Synthesizer can be enabled for REFA (refer to Section 3.6.2.2
Frequency Synthesizer for REFA Clock Output). If the Frequency
Synthesizer is disabled, REFA will output the 1.544 MHz (T1) or 2.048
MHz (E1) clock depending the CLKA input clock. REFB will output 1.544
MHz (T1) or 2.048 MHz (E1) depending on the CLKB input clock.
3.6.2.5 REFA and REFB in Loss of Signal (LOS) or Loss of Clock
Condition
If the recovered clock of one of the 22 channels is selected as the
clock source for REFA and REFB (refer to Section 3.6.2.1 REFA/REFB
in Clock Recovery Mode) and Line LOS (LLOS) is detected in the corre-
sponding channel, the state of output on REFA and REFB can be
selected by the REFH bit (b5, REFCF). If REFH is set to ‘1’, REFA and
REFB will output a high level in case of LLOS. If REFH is set to ‘0’ and
LLOS is detected, REFA and REFB clock outputs will be locked to
MCLK while the selected clock frequency will remain unchanged.
LLOS condition is set when LLOS_S bit (b0, STAT0) is ‘1’. Refer to
Refer to Figure-42 for a detailed overview of REFA output in case of
LLOS. REFB output option is only determined by the REFH bit (b5,
REFCF) to be locked to MCLK or set to high level output.
If CLKA is selected as the clock source for REFA (refer to
there is no clock input on CLKA for more than 8 T1 clock cycles if T1
mode is selected (i.e. CKA_T1E1 bit (b5, REFA) is ‘0’) or more than 8 E1
clock cycles if E1 mode is selected (i.e. CKA_T1E1 bit (b5, REFA) is ‘1’),
the state of the REFA output is determined by the FS_BYPAS bit (b4,
sizer is disabled (i.e. FS_BYPAS bit (b4, REFCF) is ‘0’). REFA will
output a high level. If the Frequency Synthesizer is enabled and the
FREE bit (b3, REFCF) is set to ‘0’, REFA will output a high level. If the
Frequency Synthesizer is enabled and the FREE bit (b3, REFCF) is set
to ‘1’, REFA will be locked to MCLK.
Refer to Figure-43 for a detailed overview of REFA output in case of
loss of CLKA.
If CLKB is selected as the clock source for REFB (refer to section
there is no clock input on CLKB for more than 8 T1 clock cycles if T1
mode is selected (i.e. CKB_T1E1 bit (b5, REFB) is ‘0’) or more than 8
E1 clock cycles if E1 mode is selected (i.e. CKB_T1E1 bit (b5, REFB) is
‘1’), the output on REFB is determined by the REFH bit (b5, REFCF). If
REFH is set to ‘1’, REFB will output a high level. If REFH is set to ‘0’, the
REFB clock output will be locked to MCLK.
1. ‘000’ and ‘011’ are reserved for FREQ[2:0] in this mode.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT82P2828BHG | IC LIU T1/J1/E1 28+1CH 640-PBGA |
| IDT82P2916BFG | IC LIU T1/E1/J1 16CH SH 484BGA |
| IDT82P5088BBG | IC LIU T1/E1/J1 OCTAL 256PBGA |
| IDT82V2041EPPG | IC LIU T1/J1/E1 1CH 44-TQFP |
| IDT82V2042EPFG | IC LIU T1/J1/E1 2CH SHORT 80TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82P2821BHG | 功能描述:IC LINE INTERFACE UNIT 640-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:* |
| IDT82P2828 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:28(+1) Channel High-Density T1/E1/J1 Line Interface Unit |
| IDT82P2828BH | 功能描述:IC LIU T1/J1/E1 28+1CH 640-PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82P2828BHG | 功能描述:IC LIU T1/J1/E1 28+1CH 640-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82P2916 | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。