參數(shù)資料
型號: IDT82P2821BH
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 92/151頁
文件大小: 0K
描述: IC LIU T1/J1/E1 21+1CH 640-PBGA
標(biāo)準(zhǔn)包裝: 5
功能: 線路接口單元(LIU)
接口: E1,J1,T1
電路數(shù): 1
電源電壓: 1.8V, 3.3V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 640-BGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 640-PBGA-EP(31x31)
包裝: 托盤
包括: 缺陷和警報檢測,驅(qū)動器過流檢測和保護(hù),LLOS 檢測,PRBSARB / IB 檢測和生成
其它名稱: 82P2821BH
IDT82P2821
21(+1) CHANNEL HIGH-DENSITY T1/E1/J1 LINE INTERFACE UNIT
Functional Description
45
February 6, 2009
3.5.3.2 System LOS (SLOS)
SLOS can only be detected when the transmit system interface is in
Dual Rail NRZ Format mode or in Dual Rail RZ Format mode.
The amplitude and density of the data input from the transmit system
side are monitored. When the input ‘0’s are equal to or more than N
consecutive pulse intervals, SLOS is declared. When the average
density of marks is at least 12.5% for M consecutive pulse intervals
starting with a mark, SLOS is cleared. Here N and M are defined by the
LAC bit (b7, LOS,...). Refer to Table-18 for details.
In T1/J1 mode, SLOS detection supports ANSI T1.231 and I.431. In
E1 mode, SLOS detection supports G.775 and ETSI 300233/I.431. The
criteria are selected by the LAC bit (b7, LOS,...).
When SLOS is detected, the SLOS_S bit (b1, STAT0,...) will be set. A
transition from ‘0’ to ‘1’ on the SLOS_S bit (b1, STAT0,...) or any transi-
tion (from ‘0’ to ‘1’ or from ‘1’ to ‘0’) on the SLOS_S bit (b1, STAT0,...) will
set the SLOS_IS bit (b1, INTS0,...) to ‘1’, as selected by the LOS_IES bit
(b1, INTES,...). When the SLOS_IS bit (b1, INTS0,...) is ‘1’, an interrupt
will be reported by INT if not masked by the SLOS_IM bit (b1, INTM0,...).
SLOS may be counted by an internal Error Counter or may be indi-
cated by the TMFn pin. Refer to Section 3.5.6 Error Counter and
Table-18 SLOS Criteria
Operation
Mode
LAC
Criteria
SLOS Declaring 1
SLOS Clearing 1
T1/J1
0
ANSI T1.231
no pulse detected for N consecutive pulse intervals,
N = 175 bits
12.5% mark density with less than 100 consecutive
zeros for M consecutive pulse intervals,
M = 175 bits
1
ANSI I.431
no pulse detected for N consecutive pulse intervals,
N = 1544 bits
12.5% mark density with less than 100 consecutive
zeros for M consecutive pulse intervals,
M = 175 bits
E1
0
G.775
no pulse detected for N consecutive pulse intervals,
N = 32 bits
12.5% mark density with less than 16 consecutive
zeros for M consecutive pulse intervals,
M = 32 bits
1
ETSI 300233/
I.431
no pulse detected for N consecutive pulse intervals,
N = 2048 bits
12.5% mark density with less than 16 consecutive
zeros for M consecutive pulse intervals,
M = 32 bits
Note:
1. System input ports are schmitt-trigger inputs)
相關(guān)PDF資料
PDF描述
IDT82P2828BHG IC LIU T1/J1/E1 28+1CH 640-PBGA
IDT82P2916BFG IC LIU T1/E1/J1 16CH SH 484BGA
IDT82P5088BBG IC LIU T1/E1/J1 OCTAL 256PBGA
IDT82V2041EPPG IC LIU T1/J1/E1 1CH 44-TQFP
IDT82V2042EPFG IC LIU T1/J1/E1 2CH SHORT 80TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT82P2821BHG 功能描述:IC LINE INTERFACE UNIT 640-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 電信 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS 產(chǎn)品變化通告:Product Discontinuation 06/Feb/2012 標(biāo)準(zhǔn)包裝:750 系列:*
IDT82P2828 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:28(+1) Channel High-Density T1/E1/J1 Line Interface Unit
IDT82P2828BH 功能描述:IC LIU T1/J1/E1 28+1CH 640-PBGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82P2828BHG 功能描述:IC LIU T1/J1/E1 28+1CH 640-PBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
IDT82P2916 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:16-Channel High-Density T1/E1/J1 Line Interface Unit