- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10545 > IDT82V2048EBBG (IDT, Integrated Device Technology Inc)IC LINE INTERFACE UNIT 208-PBGA PDF資料下載
參數(shù)資料
| 型號： | IDT82V2048EBBG |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 22/76頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LINE INTERFACE UNIT 208-PBGA |
| 標(biāo)準(zhǔn)包裝： | 10 |
| 類型： | 線路接口裝置（LIU） |
| 規(guī)程： | E1 |
| 電源電壓： | 3.13 V ~ 3.47 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 208-BGA |
| 供應(yīng)商設(shè)備封裝： | 208-PBGA（17x17） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1259 (CN2011-ZH PDF) |
| 其它名稱： | 800-1704 82V2048EBBG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
29
INDUSTRIAL
TEMPERATURE RANGES
OCTAL CHANNEL T1/E1/J1 SHORT HAUL LINE INTERFACE UNIT
3.7.4
INBAND LOOPBACK
When PATT[1:0] bits (MAINT0, 0AH...) are set to ‘11’, the correspond-
ing channel is configured in Inband Loopback mode. In this mode, an
unframed activate/Deactivate Loopback Code is generated repeatedly in
transmit direction per ANSI T1. 403 which overwrite the transmit signals.
In receive direction, the framed or unframed code is detected per ANSI T1.
403, even in the presence of 10-2 bit error rate.
If the Automatic Remote Loopback is enabled by setting ARLP bit
(MAINT1, 0BH...) to ‘1’, the chip will establish/demolish the Remote Loop-
back based on the reception of the Activate Loopback Code/Deactivate
Loopback Code for 5.1 s. If the ARLP bit (MAINT1, 0BH...) is set to ‘0’, the
Remote Loopback can also be demolished forcedly.
3.7.4.1 Transmit Activate/Deactivate Loopback Code
The pattern of the transmit Activate/Deactivate Loopback Code is
defined by the TIBLB[7:0] bits (MAINT3, 0DH...). Whether the code repre-
sentsanActivateLoopbackCodeoraDeactivateLoopbackCodeisjudged
by the far end receiver. The length of the pattern ranges from 5 bits to 8 bits,
as selected by the TIBLB_L[1:0] bits (MAINT2, 0CH...). The pattern can be
programmed to 6-bit-long or 8-bit-long respectively by repeating itself if it
is 3-bit-long or 4-bit-long. When the PATT[1:0] bits (MAINT0, 0AH...) are
set to ‘11’, the transmission of the Activate/Deactivate Loopback Code is
initiated. If the PATT_CLK bit (MAINT0, 0AH...) is set to ‘0’ and the
PATT[1:0]bits(MAINT0,0AH...)areset to‘00’,thetransmissionofthe Acti-
vate/Deactivate Loopback Code will stop.
The local transmit activate/deactivate code setting should be the same
as the receive code setting in the remote end. It is the same thing for the
other way round.
3.7.4.2 Receive Activate/Deactivate Loopback Code
The pattern of the receive Activate Loopback Code is defined by the
RIBLBA[7:0] bits (MAINT4, 0EH...). The length of this pattern ranges from
5 bits to 8 bits, as selected by the RIBLBA_L [1:0] bits (MAINT2, 0CH...).
The pattern can be programmed to 6-bit-long or 8-bit-long respectively by
repeating itself if it is 3-bit-long or 4-bit-long.
The pattern of the receive Deactivate Loopback Code is defined by the
RIBLBD[7:0] bits (MAINT5, 0FH...). The length of the receive Deactivate
Loopback Code ranges from 5 bits to 8 bits, as selected by the
RIBLBD_L[1:0] bits (MAINT2, 0CH...). The pattern can be programmed to
6-bit-long or 8-bit-long respectively by repeating itself if it is 3-bit-long or 4-
bit-long.
After the Activate Loopback Code has been detected in the receive data
for more than 30 ms (in E1 mode) / 40 ms (in T1/J1 mode), the IBLBA_S
bit (STAT0, 14H...) will be set to ‘1’ to declare the reception of the Activate
Loopback Code.
After the Deactivate Loopback Code has been detected in the receive
dataformorethan30ms(InE1mode)/40ms(InT1/J1mode),theIBLBD_S
bit(STAT0,14H...)willbesetto‘1’todeclarethereceptionoftheDeactivate
Loopback Code.
When the IBLBA_IES bit (INTES, 13H...) is set to ‘0’, only the ‘0’ to ‘1’
transitionof theIBLBA_S bitwillgeneratean interruptandset theIBLBA_IS
bit (INTS0, 16H...) to ‘1’. When the IBLBA_IES bit is set to ‘1’, any changes
of the IBLBA_S bit will generate an interrupt and set the IBLBA_IS bit
(INTS0, 16H...) to ‘1’. The IBLBA_IS bit will be reset to ‘0’ after being read.
When the IBLBD_IES bit (INTES, 13H...) is set to ‘0’, only the ‘0’ to ‘1’
transitionoftheIBLBD_SbitwillgenerateaninterruptandsettheIBLBD_IS
bit (INTS0, 16H...) to ‘1’. When the IBLBD_IES bit is set to ‘1’, any changes
of the IBLBD_S bit will generate an interrupt and set the IBLBD_IS bit
(INTS0, 16H...) to ‘1’. The IBLBD_IS bit will be reset to ‘0’ after being read.
3.7.4.3 Automatic Remote Loopback
When ARLP bit (MAINT1, 0BH...) is set to ‘1’, the corresponding chan-
nel is configured into the Automatic Remote Loopback mode. In this mode,
if the Activate Loopback Code has been detected in the receive data for
more than 5.1 s, the Remote Loopback (shown as Figure-17) will be estab-
lished automatically, and the RLP_S bit (STAT1, 15H...) will be set to ‘1’ to
indicate the establishment of the Remote Loopback. The IBLBA_S bit
(STAT0,14H...)issetto‘1’togenerateaninterrupt.Inthiscase,theRemote
Loopback mode will still be kept even if the receiver stop receiving the Acti-
vate Loopback Code.
If the Deactivate Loopback Code has been detected in the receive data
formorethan5.1s,theRemoteLoopbackwillbedemolishedautomatically,
and the RLP_S bit (STAT1, 15H...) will set to ‘0’ to indicate the demolish-
ment of the Remote Loopback. The IBLBD_S bit (STAT0, 14H...) is set to
‘1’ to generate an interrupt.
The Remote Loopback can also be demolished forcedly by setting
ARLP bit (MAINT1, 0BH...) to ‘0’.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1H-MY-F3 | CONVERTER MOD DC/DC 52V 50W |
| AD7887ARMZ | IC ADC 12BIT 2CH SRL 8MSOP |
| AD7265BSUZ | IC ADC 12BIT 3CHAN 1MSPS 32TQFP |
| VE-J13-MY-F2 | CONVERTER MOD DC/DC 24V 50W |
| IDT82P2282PFG | IC TXRX T1/J1/E1 2CH 100TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V2048EDR | 功能描述:IC LIU T1/E1 8CH SHORT 208-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2048L | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:OCTAL T1/E1 SHORT HAUL ANALOG FRONT END |
| IDT82V2048LBB | 功能描述:IC LIU T1/E1 8CH SHORT 160-BGA RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2048LBBG | 功能描述:IC LIU T1/E1 8CH SHORT 160-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
| IDT82V2048LDA | 功能描述:IC LIU T1/E1 8CH SHORT 144-TQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器，接收器，收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。