- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄11568 > IDT82V2108BB (IDT, Integrated Device Technology Inc)IC FRAMER T1/J1/E1 8CH 144-BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT82V2108BB |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁(yè)數(shù)： | 280/292頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FRAMER T1/J1/E1 8CH 144-BGA |
| 標(biāo)準(zhǔn)包裝： | 10 |
| 控制器類型： | T1/E1/J1 調(diào)幀器 |
| 接口： | 并聯(lián) |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 電流 - 電源： | 160mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-BGA |
| 供應(yīng)商設(shè)備封裝： | 144-PBGA（13x13） |
| 包裝： | 托盤(pán) |
| 其它名稱： | 82V2108BB |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)第254頁(yè)第255頁(yè)第256頁(yè)第257頁(yè)第258頁(yè)第259頁(yè)第260頁(yè)第261頁(yè)第262頁(yè)第263頁(yè)第264頁(yè)第265頁(yè)第266頁(yè)第267頁(yè)第268頁(yè)第269頁(yè)第270頁(yè)第271頁(yè)第272頁(yè)第273頁(yè)第274頁(yè)第275頁(yè)第276頁(yè)第277頁(yè)第278頁(yè)第279頁(yè)當(dāng)前第280頁(yè)第281頁(yè)第282頁(yè)第283頁(yè)第284頁(yè)第285頁(yè)第286頁(yè)第287頁(yè)第288頁(yè)第289頁(yè)第290頁(yè)第291頁(yè)第292頁(yè)
IDT82V2108
T1 / E1 / J1 OCTAL FRAMER
Functional Description
78
March 5, 2009
3.14
TRANSMIT PAYLOAD CONTROL (TPLC)
Different test patterns can be inserted in the data to be transmitted
or the data to be transmitted can be extracted to the PRBS Generator/
Detector for test in this block. The Transmit Payload Control of each
framer operates independently.
3.14.1
E1 MODE
To enable the test for the data to be transmitted, the PCCE (b0, E1-
060H) must be set to activate the setting in the indirect registers (from
20H to 7FH of TPLC indirect registers). The following methods can be
used for test on a per-TS basis:
- Selected by the PRGDSEL[2:0] (b7~5, E1-00CH), the data to be
transmitted on one of the eight framers will be extracted to the PRBS
Generator/Detector when the RXPATGEN (b2, E1-00CH) is ‘1’. The data
can be extracted in framed or unframed mode, as determined by the
UN_DET (b0, E1-00CH). In unframed mode, all 32 time slots are
extracted and the per-timeslot configuration in the TEST (b3, E1-TPLC-
indirect registers - 20~3FH) is ignored. In framed mode, the data to be
transmitted will only be extracted on the time slot configured by the
TEST (b3, E1-TPLC-indirect registers - 20~3FH). Refer to Chapter 3.12
PRBS Generator / Detector (PRGD) for details.
- Enable the payload loopback by setting the LOOP (b2, E1-TPLC-
indirect registers - 20~3FH) (refer to Chapter 3.23.3 Payload Loopback).
- Replace the data input from the TSDn/MTSD pin with the A-law or
E1-TPLC-indirect registers - 20~3FH), the DS0 (b4, E1-TPLC-indirect
registers - 20~3FH) and the DS1 (b5, E1-TPLC-indirect registers -
20~3FH) are logic 1,1,1 or 1,1,0 respectively.
- Selected by the PRGDSEL[2:0] (b7~5, E1-00CH), the test pattern
from the PRBS Generator/Detector will replace the data input from the
TSDn/MTSD pin of one of the eight framers when the RXPATGEN (b2,
E1-00CH) is ‘0’. The test pattern can replace the data in framed or
unframed mode, as determined by the UN_GEN (b1, E1-00CH). In
unframed mode, all 32 time slots are replaced and the per-timeslot con-
figuration in the TEST (b3, E1-TPLC-indirect registers - 20~3FH) is
ignored. In framed mode, the received data will only be replaced on the
time slot configured by the TEST (b3, E1-TPLC-indirect registers -
20~3FH). Refer to Chapter 3.12 PRBS Generator / Detector (PRGD) for
details.
- Replace the data input from the TSDn/MTSD pin with the value in
the IDLE[7:0] (b7~0, E1-TPLC-indirect registers - 40~5FH) when the
SUBS (b7, E1-TPLC-indirect registers - 20~3FH) and the DS0 (b4, E1-
TPLC-indirect registers - 20~3FH) are logic 1,0.
- Invert the odd bits, even bits or all bits input from the TSDn/MTSD
pin when the SUBS (b7, E1-TPLC-indirect registers - 20~3FH), the DS0
(b4, E1-TPLC-indirect registers - 20~3FH) and the DS1 (b5, E1-TPLC-
indirect registers - 20~3FH) are logic 0,0,1 or 0,1,0 or 0,1,1 respectively.
(The above methods are arranged from highest to lowest in prior-
ity.)
- Replace the signaling input from the TSSIGn pin with the value in
the A, B, C, D (b3~0, E1-TPLC-indirect registers - 61~7FH) when the
SIGSRC (b4, E1-TPLC indirect registers - 61~7FH) is logic 1 and the
Channel Associated Signaling (CAS) is chosen by the SIGEN (b6, E1-
040H) & DLEN (b5, E1-040H).
Addressed by the A[6:0] (b6~0, E1-062H), the data read from or
written into the indirect registers is in the D[7:0] (b7~0, E1-063H). The
read or write operation is determined by the R/WB (b7, E1-062H). The
indirect registers have a read/write cycle. Before the read/write opera-
tion is completed, the BUSY (b7, E1-061H) will be set. New operations
on the indirect registers can only be implemented when the BUSY (b7,
E1-061H) is cleared. The read/write cycle is 490 ns.
3.14.2
T1/J1 MODE
To enable the test for the data to be transmitted, the PCCE (b0, T1/
J1-030H) must be set to activate the setting in the indirect registers
(from 01H to 48H of TPLC indirect registers). The following methods can
be executed for test on a per-channel basis:
- Selected by the PRGDSEL[2:0] (b7~5, T1/J1-00FH), the data to
be transmitted on one of the eight framers will be extracted to the PRBS
Generator/Detector when the RXPATGEN (b2, T1/J1-00FH) is ‘1’. The
data can be extracted in framed or unframed mode, as determined by
the UN_DET (b0, T1/J1-00FH). In unframed mode, all 24 channels and
the F-bit are extracted and the per-channel configuration in the TEST
(b3, T1/J1-TPLC-indirect registers - 01~18H) is ignored. In framed
mode, the data to be transmitted will only be extracted on the channel
specified by the TEST (b3, T1/J1-TPLC-indirect registers - 01~18H).
Fractional T1/J1 data can also be extracted in the specified channel
when the Nx56k_DET (b3, T1/J1-00FH) is set. Refer to Chapter 3.12
PRBS Generator / Detector (PRGD) for details.
- Enable three types of Zero Code Suppression when the ZCS[1:0]
(b1~0, T1/J1-TPLC-indirect registers - 01~18H) is configured.
- Enable the payload loopback by setting the LOOP (b2, T1/J1-
TPLC-indirect registers - 01~18H) (refer to Chapter 3.23.3 Payload
- Replace the data input from the TSDn/MTSD pin with the milliwatt
pattern when the DMW (b5, T1/J1-TPLC-indirect registers - 01~18H) is
logic 1. (The milliwatt is -law. Refer to Table 9.)
- Selected by the PRGDSEL[2:0] (b7~5, T1/J1-00FH), the test pat-
tern from the PRBS Generator/Detector will replace the data input from
the TSDn pin of one of the eight framers when the RXPATGEN (b2, T1/
J1-00FH) is ‘0’. The test pattern can replace the data in framed of
unframed mode, as determined by the UN_GEN (b1, T1/J1-00FH). In
unframed mode, all 24 channels and the F-bit are replaced and the per-
channel configuration in the TEST (b3, T1/J1-TPLC-indirect registers -
01~18H) is ignored. In framed mode, the received data will only be
replaced on the channel specified by the TEST (b3, T1/J1-TPLC-indirect
registers - 01~18H). Fractional T1/J1 signal will also be replaced in the
specified channel when the Nx56k_GEN (b4, T1/J1-00FH) is set. Refer
to Chapter 3.12 PRBS Generator / Detector (PRGD) for details.
- Replace the data input from the TSDn/MTSD pin with the value in
the IDLE[7:0] (b7~0, T1/J1-TPLC-indirect registers - 19~30H) when the
IDLE_DS0 (b6, T1/J1-TPLC-indirect registers - 01~18H) is set.
- Invert the most significant bit and/or the other bits in a channel
input from the TSDn pin when the SIGNINV and the INVERT (b4 & b7,
T1/J1-TPLC-indirect registers - 01~18H) are set.
(The above methods are arranged from highest to lowest in prior-
ity.)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC16LF1936T-I/MV | IC MCU 8BIT 14KB FLASH 28UQFN |
| VI-25K-IX-S | CONVERTER MOD DC/DC 40V 75W |
| IDT82V2108PXG | IC FRAMER T1/J1/E1 8CH 128-PQFP |
| VI-254-IX-S | CONVERTER MOD DC/DC 48V 75W |
| IDT82V2108PX | IC FRAMER T1/J1/E1 8CH 128-PQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT82V2108BBG | 功能描述:IC FRAMER T1/J1/E1 8CH 144-BGA RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| IDT82V2108PX | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| IDT82V2108PX8 | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| IDT82V2108PXG | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
| IDT82V2108PXG8 | 功能描述:IC FRAMER T1/J1/E1 8CH 128-PQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 控制器 系列:- 標(biāo)準(zhǔn)包裝:4,900 系列:- 控制器類型:USB 2.0 控制器 接口:串行 電源電壓:3 V ~ 3.6 V 電流 - 電源:135mA 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:36-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:36-QFN（6x6） 包裝:* 其它名稱:Q6396337A |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。