參數(shù)資料
型號(hào): IF180C52EXXX-L16:R
廠商: TEMIC SEMICONDUCTORS
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
文件頁(yè)數(shù): 24/101頁(yè)
文件大小: 3398K
52
8168C-MCU Wireless-02/10
AT86RF212
There are two different options for handling reserved frame types.
1. AACK_UPLD_RES_FT = 1, AACK_FLTR_RES_FT = 0:
Any non-corrupted frame with a reserved frame type is indicated by the interrupt
IRQ_3 (TRX_END). No further frame filtering is applied on those frames. The
interrupt IRQ_5 (AMI) is never generated and no acknowledgment is sent.
2. AACK_UPLD_RES_FT = 1, AACK_FLTR_RES_FT = 1:
Any frame with a reserved frame type is treated like an IEEE 802.15.4 compliant data
frame. This implies the generation of the interrupt IRQ_5 (AMI) upon address
matches. The IRQ_3 (TRX_END) interrupt is only generated if the address matches
and the frame is correct (FCS valid). Then an acknowledgment is sent if the ACK
request subfield of the received frame is set accordingly.
Short Acknowledgment Frame Start Timing
Register bit AACK_ACK_TIME (register 0x17, XAH_CTRL_1) defines the delay
between the end of the frame reception and the start of the transmission of an
acknowledgment frame.
Table 5-13. ACK Start Timing for Unslotted Operation
Register
Address
Register
Bit
Name
Description
0x17
2
AACK_ACK_TIME
0: Standard compliant acknowledgement
delay of 12 symbol periods
1: Reduced acknowledgment delay of 2
symbol periods (BPSK-20, O-QPSK-
{100,200,400}) or 3 symbol periods
(BPSK-40, O-QPSK-{250,500,1000}).
Note that this feature can be used in all scenarios, independent of other configurations.
However, shorter acknowledgment timing is especially useful when using High Data
Rate Modes to increase battery lifetime and to improve the overall data throughput,
refer to section 7.1.4.3.
In slotted operation mode, the acknowledgment transmission is actually started by pin
11 (SLP_TR). Table 5-14 shows that the AT86RF212 enables the trigger pin with an
appropriate delay. Thus, a transmission cannot be started earlier.
Table 5-14. ACK Start Timing for Slotted Operation
Register
Address
Register
Bit
Name
Description
0x17
2
AACK_ACK_TIME
0: Acknowledgment frame transmission
can be triggered after 6 symbol periods.
1: Acknowledgment frame transmission
can be triggered after 3 symbol periods.
5.2.3.4 RX_AACK_NOCLK – RX_AACK_ON without CLKM
If the AT86RF212 is listening for an incoming frame and the microcontroller is not
running an application, the microcontroller can be powered down to decrease the total
system power consumption. This special power-down scenario for systems running in
clock synchronous mode (see section 4.2) is supported by the AT86RF212 using the
states RX_AACK_ON_NOCLK and BUSY_RX_AACK_NOCLK, see Figure 5-8. They
相關(guān)PDF資料
PDF描述
MQ80C52CXXX-20/883R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44
MJ80C31U-36:D MICROCONTROLLER
R80C52XXX-12SHXXX 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SBR 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
IF180C52XXX-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IF180C52-L16 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-12 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-16 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-20 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-25 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:8-Bit Microcontroller