參數(shù)資料
型號： IF180C52EXXX-L16:R
廠商： TEMIC SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù)： 70/101頁
文件大小： 3398K
93
8168C-MCU Wireless-02/10
AT86RF212
7.1.2 Configuration
The PHY mode can be selected by setting appropriate register bits of register 0x0C
(TRX_CTRL_2), refer to section 7.1.5. During configuration, the transceiver needs to
be in state TRX_OFF.
7.1.3 Symbol Period
Within IEEE 802.15.4 and, accordingly, within this document, time references are often
specified in units of symbol periods, leading to a PHY mode independent description.
Table 7-2 shows the duration of the symbol period. Note that for the proprietary High
Data Rate Modes, the symbol period is (by definition) the same as the symbol period of
the corresponding base mode.
Table 7-2. Duration of the Symbol Period
Modulation
PSDU Data Rate
[kbit/s]
Duration of Symbol Period
[s]
20
50
BPSK
40
25
100, 200, 400
40
O-QPSK
250, 500, 1000
16
7.1.4 Proprietary High Data Rate Modes
The main features are:
High data rates up to 1000 kbit/s
Support of Basic and Extended Operating Mode
Reduced ACK timing (optional)
7.1.4.1 Overview
The AT86RF212 supports alternative data rates of {200, 400, 500, 1000} kbit/s for
applications not necessarily targeting IEEE 802.15.4 compliant networks.
The High Data Rate Modes utilize the same RF channel bandwidth as the
IEEE 802.15.4-2006 sub-1 GHz O-QPSK modes. Higher data rates are achieved by
modified O-QPSK spreading codes having reduced code lengths. The lengths are
reduced by the factor 2 or by the factor 4.
For O-QPSK with 400 kchip/s, this leads to a data rate of 200 kbit/s (2-fold) and 400
kbit/s (4-fold), respectively.
For O-QPSK with 1000 kchip/s, the resulting data rate is 500 kbit/s (2-fold) and 1000
kbit/s (4-fold), respectively.
Due to the decreased spreading factor, the sensitivity of the receiver is reduced.
Section 10.7, parameter 10.7.1, shows typical values of the sensitivity for different data
rates. Note that the sensitivity values of the High Data Rate Modes are provided for a
maximum PSDU length of 127 octets.
7.1.4.2 High Data Rate Frame Structure
In order to allow robust frame synchronization, high data rate modulation is restricted to
the PSDU part only. The PPDU header (the preamble, the SFD, and the PHR field) are
transmitted with the IEEE 802.15.4-2006 O-QPSK rate of either 100 kbit/s or 250 kbit/s
(basic rates), see Figure 7-2.
相關(guān)PDF資料
PDF描述
MQ80C52CXXX-20/883R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44
MJ80C31U-36:D MICROCONTROLLER
R80C52XXX-12SHXXX 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SBR 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
IF180C52XXX-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IF180C52-L16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
IF180C52T-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*