- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377552 > IS43R16160A (Integrated Silicon Solution, Inc.) 16Meg x 16 256-MBIT DDR SDRAM PDF資料下載
參數(shù)資料
| 型號： | IS43R16160A |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 16Meg x 16 256-MBIT DDR SDRAM |
| 中文描述： | 16Meg × 16 256兆位DDR SDRAM的 |
| 文件頁數(shù)： | 21/56頁 |
| 文件大?。?/td> | 792K |
| 代理商： | IS43R16160A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. 00B
11/28/05
21
ISSI
IS43R16160A
Write Interrupted by a Read
A Burst Write can be interrupted by a Read command to any bank. If a burst write operation is interrupted
prior to the end of the burst operation, then the last two pieces of input data prior to the Read command must
be masked off with the data mask (DM) input pin to prevent invalid data from being written into the memory
array. Any data that is present on the DQ pins coincident with or following the Read command will be masked
off by the Read command and will not be written to the array. The memory controller must give up control of
both the DQ bus and the DQS bus at least one clock cycle before the read data appears on the outputs in
order to avoid contention. In order to avoid data contention within the device, a delay is required (t
WTR
) from
the last valid data input before a Read command can be issued to the device. It is illegal to interrupt a Write
with autoprecharge command with a Read command.
Write Interrupted by a Read Command Timing
Auto Refresh
The Auto Refresh command is issued by having CS, RAS, and CAS held low with CKE and WE high at the
rising edge of the clock. All banks must be precharged and idle for a t
RP
(min) before the Auto Refresh com-
mand is applied. No control of the address pins is required once this cycle has started because of the internal
address counter. When the Auto Refresh cycle has completed, all banks will be in the idle state. A delay be-
tween the Auto Refresh command and the next Activate command or subsequent Auto Refresh command
must be greater than or equal to the t
RFC
(min). Commands may not be issued to the device once an Auto
Refresh cycle has begun. CS input must remain high during the refresh period or NOP commands must be
registered on each rising edge of the CK input until the refresh period is satisfied.
Auto Refresh Timing
(CAS Latency = 2; Burst Length = 8)
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
T11
Write
NOP
Read
NOP
NOP
NOP
NOP
NOP
NOP
NOP
NOP
CK, CK
Command
DQS
T12
DM
D
2
D
3
D
4
D
5
D
0
D
2
D
3
D
4
D
5
D
6
D
1
D
7
DQ
Data is masked
by Read command
DQS input ignored
Data is masked
by DM input
D
0
D
1
t
WTR
T0
T1
T2
T3
T4
T5
T6
T7
T8
T9
T10
NOP
NOP
NOP
CK, CK
Command
CKE
T11
Auto Ref
ANY
High
Pre All
t
RFC
t
RP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS43R16320A | 32Meg x 16 512-MBIT DDR SDRAM |
| IS43R16320A-6TL | 32Meg x 16 512-MBIT DDR SDRAM |
| IS43R16800A-6 | 8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800A-6T | 8Meg x 16 128-MBIT DDR SDRAM |
| IS43R16800A-6TL | 8Meg x 16 128-MBIT DDR SDRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS43R16160A-5T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16Meg x 16 256-MBIT DDR SDRAM |
| IS43R16160A-5TL | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16Meg x 16 256-MBIT DDR SDRAM |
| IS43R16160A-6T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16Meg x 16 256-MBIT DDR SDRAM |
| IS43R16160B | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:32Mx8, 16Mx16 256Mb DDR Synchronous DRAM |
| IS43R16160B-5BI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:32Mx8, 16Mx16 256Mb DDR Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。