- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45377 > IS83C154TXXX-25D (ATMEL CORP) 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44 PDF資料下載
參數(shù)資料
| 型號： | IS83C154TXXX-25D |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 36/101頁 |
| 文件大?。?/td> | 3398K |
| 代理商： | IS83C154TXXX-25D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
27
8168C-MCU Wireless-02/10
AT86RF212
Register 0x0F (IRQ_STATUS):
The IRQ_STATUS register contains the status of the pending interrupt requests.
Table 4-17. Register 0x0F (IRQ_STATUS)
Bit
7
6
5
4
Name
BAT_LOW
TRX_UR
AMI
CCA_ED_DONE
Read/Write
R
Reset Value
0
Bit
3
2
1
0
Name
TRX_END
RX_START
PLL_UNLOCK
PLL_LOCK
Read/Write
R
Reset Value
0
By reading the register after an interrupt is signaled at pin 24 (IRQ), the source of the
issued interrupt can be identified. A read access to this register resets all interrupt bits,
and so clears the IRQ_STATUS register.
If register bit IRQ_MASK_MODE (register 0x04, TRX_CTRL_1) is set, an interrupt
event can be read from IRQ_STATUS register, even if the interrupt itself is masked;
refer to Figure 4-18. However, in that case no timing information for this interrupt is
provided. It is recommended to read the interrupt status register 0x0F (IRQ_STATUS)
first to clear the history.
Register 0x04 (TRX_CTRL_1):
The TRX_CTRL_1 register is a multi purpose register to control various operating
modes and settings of the radio transceiver.
Table 4-18. Register 0x04 (TRX_CTRL_1)
Bit
7
6
5
4
Name
PA_EXT_EN
IRQ_2_EXT_EN
TX_AUTO_CRC_ON
RX_BL_CTRL
Read/Write
R/W
Reset Value
0
1
0
Bit
3
2
1
0
Name
SPI_CMD_MODE
IRQ_MASK_MODE
IRQ_POLARITY
Read/Write
R/W
Reset Value
0
Bit 7 – PA_EXT_EN
RX/TX Indicator, refer to section 9.4.3.
Bit 6 – IRQ_2_EXT_EN
The timing of a received frame can be determined by a separate pin. If register bit
IRQ_2_EXT_EN is set to 1, the reception of a PHR field is directly issued on
pin 10 (DIG2), similar to interrupt IRQ_2 (RX_START). Note that this pin is also active,
even if the corresponding IRQ_2 (RX_START) mask bit in register 0x0E (IRQ_MASK)
is set to 0. The pin remains at high level until the end of the frame receive procedure.
For further details refer to section 9.5.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IF180C52EXXX-L16:R | 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44 |
| MQ80C52CXXX-20/883R | 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44 |
| MJ80C31U-36:D | MICROCONTROLLER |
| R80C52XXX-12SHXXX | 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44 |
| MQ80C32-12SBR | 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS83D | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO |
| IS83DK | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO |
| IS83DL | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO |
| IS83K | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO |
| IS83L | 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。