參數(shù)資料
型號(hào)： IS83C154TXXX-25D
廠商： ATMEL CORP
元件分類(lèi)： 微控制器/微處理器
英文描述： 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁(yè)數(shù)： 73/101頁(yè)
文件大?。?/td> 3398K
代理商： IS83C154TXXX-25D
96
8168C-MCU Wireless-02/10
AT86RF212
Bit 5 – OQPSK_SCRAM_EN
If set to 1 (reset value), the scrambler is enabled for OQPSK_DATA_RATE = 2 and
BPSK_OQPSK = 1 (O-QPSK is active). Otherwise, the scrambler is disabled.
Note that during reception, this bit is evaluated within the AT86RF212, so it is explicitly
required to align different transceivers with OQPSK_SCRAM_EN in order to assure
interoperability.
Bit 4 – OQPSK_SUB1_RC_EN
The bit is relevant for SUB_MODE = 1 and BPSK_OQPSK = 1.
If set to 0 (reset value), pulse shaping is half-sine filtering for O-QPSK transmission with
1000 kchip/s.
If set to 1, pulse shaping is RC-0.8 filtering. Compared with half-sine filtering, side-lobes
are reduced at the expense of an increased peak to average ratio (~ 1 dB). This mode
is particularly suitable for the Chinese 780 MHz band, refer to IEEE 802.15.4c-2009.
Note that during reception, this bit is not evaluated within the AT86RF212, so it is not
explicitly required to align different transceivers with OQPSK_SUB1_RC_EN in order to
assure interoperability. It is very likely that this also holds for any IEEE 802.15.4-2006
compliant O-QPSK transceiver in the 915 MHz band, since the IEEE 802.15.4-2006
requirements are fulfilled for both types of shaping.
Bit 3 – BPSK_OQPSK
If set to 0 (reset value), BPSK transmission and reception is applied.
If set to 1, O-QPSK transmission and reception is applied.
Note that during reception, this bit is evaluated within the AT86RF212, so it is explicitly
required to align different transceivers with BPSK_OQPSK in order to assure
interoperability.
Bit 2 – SUB_MODE
If set to 1 (reset value), the chip rate is 1000 kchip/s for BPSK_OQPSK = 1 and 600
kchip/s for BPSK_OQPSK = 0. It permits data rates out of {250, 500, 1000} kbit/s or 40
kbit/s, respectively. This mode is particularly suitable for the 915 MHz band. For O-
QPSK transmission, pulse shaping is either half-sine shaping or RC-0.8 shaping,
depending on OQPSK_SUB1_RC_EN.
If set to 0, the chip rate is 400 kchip/s for BPSK_OQPSK = 1 and 300 kchip/s for
BPSK_OQPSK = 0. It permits data rates out of {100, 200, 400} kbit/s or 20 kbit/s,
respectively. This mode is particularly suitable for the 868.3 MHz band. For O-QPSK
transmission, pulse shaping is always the combination of half-sine shaping and RC-0.2
shaping.
Note that during reception, this bit is evaluated within the AT86RF212, so it is explicitly
required to align different transceivers with SUB_MODE in order to assure
interoperability.
Bit 1:0 – OQPSK_DATA_RATE
These register bits control the O-QPSK data rate during the PSDU part of the frame, as
depicted by Table 7-4. The reset value is OQPSK_DATA_RATE = 0.
Note that during reception, these bits are evaluated within the AT86RF212, so it is
explicitly required to align different transceivers with OQPSK_DATA_RATE in order to
assure interoperability.
相關(guān)PDF資料
PDF描述
IF180C52EXXX-L16:R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
MQ80C52CXXX-20/883R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44
MJ80C31U-36:D MICROCONTROLLER
R80C52XXX-12SHXXX 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SBR 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS83D 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83DK 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83DL 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83K 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83L 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*