參數(shù)資料
型號: IS83C154TXXX-25D
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 75/101頁
文件大小: 3398K
代理商: IS83C154TXXX-25D
98
8168C-MCU Wireless-02/10
AT86RF212
The BBP performs further filtering and signal processing. In RX_ON state, the receiver
searches for the synchronization header. Once the synchronization is established and
the SFD is found, the received signal is demodulated and provided to the Frame Buffer.
The receiver performs a state change indicated by register bits TRX_STATUS (register
0x01, TRX_STATUS) to BUSY_RX. Once the whole frame is received, the receiver
switches back to RX_ON to listen on the channel. A similar scheme applies to the
Extended Operating Mode.
The receiver is designed to handle reference oscillator accuracies up to ±60 ppm; refer
to section 10.5, parameter 10.5.6. This results in the estimation and correction of
frequency and symbol rate errors up to ±120 ppm.
Several status information are generated during the receive process: LQI, ED, and
RX_STATUS. They are automatically appended during Frame Read Access, refer to
section 4.3.2. Some information is also available through register access, e.g. ED value
(register 0x07, PHY_ED_LEVEL) and FCS correctness (register 0x06, PHY_RSSI).
The Extended Operating Mode of the AT86RF212 supports frame filtering and pending
data indication.
The frame receive procedure, including the radio transceiver setup for reception and
reading PSDU data from the Frame Buffer, is described in section 8.1.
7.2.2 Configuration
In Basic Operating Mode, the receiver is enabled by writing command RX_ON to
register bits TRX_CMD (register 0x02, TRX_STATE) in states TRX_OFF or PLL_ON. In
Extended Operating Mode, the receiver is enabled for RX_AACK operation from state
PLL_ON by writing the command RX_AACK_ON.
There is no additional configuration required to receive IEEE 802.15.4 compliant frames
when using the Basic Operating Mode. However, the frame reception in the Extended
Operating Mode requires further register configurations. For details, refer to section
For specific applications, the receiver can be configured to handle critical environments,
to simplify the interaction with the microcontroller, or to operate different data rates.
The AT86RF212 receiver has an outstanding sensitivity performance. At certain
conditions (interference floor, High Data Rate Modes, refer to section 7.1.4), it may be
useful to manually decrease this sensitivity. This is achieved by adjusting the
synchronization header detector threshold using register bits RX_PDT_LEVEL (register
0x15, RX_SYN). Received signals with a RSSI value below the threshold do not
activate the demodulation process.
Furthermore, it may be useful to protect a received frame against overwriting by
subsequent received frames. A Dynamic Frame Buffer Protection is enabled with
register bit RX_SAFE_MODE (register 0x0C, TRX_CTRL_2) set, see section 9.7. The
receiver remains in RX_ON or RX_AACK_ON state until the whole frame is uploaded
by the microcontroller, indicated by /SEL = H during the SPI Frame Receive Mode. The
Frame Buffer content is only protected if the FCS is valid.
A Static Frame Buffer Protection is enabled with register bit RX_PDT_DIS (register
0x15, RX_SYN) set. The receiver remains in RX_ON or RX_AACK_ON state and no
further SHR is detected until the register bit RX_PDT_DIS is set back.
相關PDF資料
PDF描述
IF180C52EXXX-L16:R 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP44
MQ80C52CXXX-20/883R 8-BIT, MROM, 20 MHz, MICROCONTROLLER, CQFP44
MJ80C31U-36:D MICROCONTROLLER
R80C52XXX-12SHXXX 8-BIT, MROM, 12 MHz, MICROCONTROLLER, CQCC44
MQ80C32-12SBR 8-BIT, 12 MHz, MICROCONTROLLER, CQFP44
相關代理商/技術參數(shù)
參數(shù)描述
IS83D 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83DK 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83DL 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83K 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO
IS83L 制造商:IDEC CORPORATION 功能描述:SENS.IND. 2W/F 24-230VAC NO