- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16337 > ISL12020MIRZ-EVALZ (Intersil)EVAL BOARD FOR ISL12020MIRZ PDF資料下載
參數(shù)資料
| 型號： | ISL12020MIRZ-EVALZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 16/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR ISL12020MIRZ |
| 產(chǎn)品培訓(xùn)模塊： | Solutions for Industrial Control Applications |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計時，實(shí)時時鐘（RTC） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ISL12020M |
| 主要屬性： | 128 B SRAM，可編程夏令時 |
| 次要屬性： | I²C 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
ISL12020M
23
FN6667.5
December 13, 2011
After these registers are set, an alarm will be generated when the
RTC advances to exactly 11:30 a.m. on January 1 (after seconds
changes from 59 to 00) by setting the ALM bit in the status register
to “1” and also bringing the IRQ/FOUT output low.
Example 2
Pulsed interrupt once per minute (IM = “1”)
Interrupts at one minute intervals when the seconds register is
at 30s.
Set Alarm registers as follows:
Once the registers are set, the following waveform will be seen at
IRQ/FOUT:
Note that the status register ALM bit will be set each time the
alarm is triggered, but does not need to be read or cleared.
Time Stamp VDD to Battery Registers (TSV2B)
The TSV2B Register bytes are identical to the RTC register bytes,
except they do not extend beyond the Month. The Time Stamp
captures the FIRST VDD to Battery Voltage transition time, and will
not update upon subsequent events, until cleared (only the first
event is captured before clearing). Set CLRTS = 1 to clear this
register (Add 09h, PWR_VDD register).
Note that the time stamp registers are cleared to all “0”,
including the month and day, which is different from the RTC and
alarm registers (those registers default to 01h). This is the
indicator that no time stamping has occurred since the last clear
or initial power-up. Once a time stamp occurs, there will be a non-
zero time stamp.
Time Stamp Battery to VDD Registers (TSB2V)
The Time Stamp Battery to VDD Register bytes are identical to
the RTC register bytes, except they do not extend beyond Month.
The Time Stamp captures the LAST transition of VBAT to VDD
(only the last event of a series of power-up/down events is
retained). Set CLRTS = 1 to clear this register (Add 09h,
PWR_VDD register).
DST Control Registers (DSTCR)
8 bytes of control registers have been assigned for the Daylight
Savings Time (DST) functions. DST beginning (set Forward) time
is controlled by the registers DstMoFd, DstDwFd, DstDtFd, and
DstHrFd. DST ending time (set Backward or Reverse) is controlled
by DstMoRv, DstDwRv, DstDtRv and DstHrRv.
DST FORWARD REGISTERS (20H TO 23H)
DST forward is controlled by the following DST Registers:
DST Enable
DSTE is the DST Enabling Bit located in Bit 7 of register 20h
(DstMoFdxx). Set DSTE = 1 will enable the DSTE function. Upon
powering up for the first time (including battery), the DSTE bit
defaults to “0”. When DSTE is set to “1” the RTC time must be at
least one hour before the scheduled DST time change for the
correction to take place. When DSTE is set to “0”, the DSTADJ bit
in the Status Register automatically resets to “0”.
DST Month Forward
DstMoFd sets the Month that DST starts. The format is the same
as for the RTC register month, from 1 to 12. The default value for
the DST begin month is 00h.
DST Day/Week Forward
DstDwFd contains both the Day of the Week and the Week of the
Month data for DST Forward control. DST can be controlled either
by actual date or by setting both the Week of the month and the
Day of the Week. DstDwFdE sets the priority of the Day/Week
over the Date. For DstDwFdE = 1, Day/Week is the priority. You
must have the correct Day of Week entered in the RTC registers
for the Day/Week correction to work properly.
ALARM
REGISTER
BIT
DESCRIPTION
76543210
HEX
SCA0
00000000
00h Seconds disabled
MNA0
10110000
B0h Minutes set to 30,
enabled
HRA0
10010001
91h Hours set to 11,
enabled
DTA0
10000001
81h Date set to 1,
enabled
MOA0
10000001
81h Month set to 1,
enabled
DWA0
00000000
00h Day of week
disabled
TABLE 21.
ALARM
REGISTER
BIT
DESCRIPTION
76543210 HEX
SCA0
10110000 B0h Seconds set to 30,
enabled
MNA0
00000000 00h Minutes disabled
HRA0
00000000 00h Hours disabled
DTA0
00000000 00h Date disabled
MOA0
00000000 00h Month disabled
DWA0
00000000 00h Day of week disabled
60s
RTC AND ALARM REGISTERS ARE BOTH “30s”
FIGURE 15. IRQ/FOUT WAVEFORM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM25DRPS | CONN EDGECARD 50POS DIP .156 SLD |
| REC15-1215S/H3 | CONV DC/DC 15W 12VIN 15VOUT |
| 2-1906013-9 | CA 2.0MM OFNR 50/125,LC SEC BLU |
| H3CWH-6418G | IDC CABLE - HKC64H/AE64G/HPL64H |
| M1RXK-1440K | IDC CABLE - MPR14K/MC14F/X |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12020MIRZ-T | 功能描述:實(shí)時時鐘 LDAL TIME CLK & TEMP COMPENSATED CR RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12020MIRZ-T7A | 功能描述:實(shí)時時鐘 LDAL TIME CLK & TEMP COMPENSATED CR RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12021 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock with On Chip Temp Compensation 【5ppm |
| ISL12021CVZ | 功能描述:IC RTC LP BATT BACK SRAM 14TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 實(shí)時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點(diǎn):警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| ISL12021IVZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock with On Chip Temp Compensation 【5ppm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。