- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16337 > ISL12020MIRZ-EVALZ (Intersil)EVAL BOARD FOR ISL12020MIRZ PDF資料下載
參數(shù)資料
| 型號： | ISL12020MIRZ-EVALZ |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | EVAL BOARD FOR ISL12020MIRZ |
| 產(chǎn)品培訓(xùn)模塊： | Solutions for Industrial Control Applications |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 主要目的： | 計(jì)時，實(shí)時時鐘（RTC） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | ISL12020M |
| 主要屬性： | 128 B SRAM，可編程夏令時 |
| 次要屬性： | I²C 接口 |
| 已供物品： | 板 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
ISL12020M
17
FN6667.5
December 13, 2011
Interrupt Control Register (INT)
AUTOMATIC RESET BIT (ARST)
This bit enables/disables the automatic reset of the ALM, LVDD,
LBAT85, and LBAT75 status bits only. When ARST bit is set to “1”,
these status bits are reset to “0” after a valid read of the
respective status register (with a valid STOP condition). When the
ARST is cleared to “0”, the user must manually reset the ALM,
LVDD, LBAT85, and LBAT75 bits.
WRITE RTC ENABLE BIT (WRTC)
The WRTC bit enables or disables write capability into the RTC
Timing Registers. The factory default setting of this bit is “0”.
Upon initialization or power-up, the WRTC must be set to “1” to
enable the RTC. Upon the completion of a valid write (STOP), the
RTC starts counting. The RTC internal 1Hz signal is synchronized
to the STOP condition during a valid write cycle.
INTERRUPT/ALARM MODE BIT (IM)
This bit enables/disables the interrupt mode of the alarm
function. When the IM bit is set to “1”, the alarm will operate in
the interrupt mode, where an active low pulse width of 250ms
will appear at the IRQ/FOUT pin when the RTC is triggered by the
alarm, as defined by the alarm registers (0Ch to 11h). When the
IM bit is cleared to “0”, the alarm will operate in standard mode,
where the IRQ/FOUT pin will be set low until the ALM status bit is
cleared to “0”.
FREQUENCY OUTPUT AND INTERRUPT BIT (FOBATB)
This bit enables/disables the IRQ/FOUT pin during
battery-backup mode (i.e. VBAT power source active). When the
FOBATB is set to “1”, the IRQ/FOUT pin is disabled during battery-
backup mode. This means that both the frequency output and
alarm output functions are disabled. When the FOBATB is cleared
to “0”, the IRQ/FOUT pin is enabled during battery-backup mode.
Note that the open drain IRQ/FOUT pin will need a pull-up to the
battery voltage to operate in battery-backup mode.
FREQUENCY OUT CONTROL BITS (FO<3:0>)
These bits enable/disable the frequency output function and
frequency selection. Default for the ISL12020M is FO<3:0> = 1h,
or 32.768kHz output (FOUT is ON). When the frequency mode is
enabled, it will override the alarm mode at the IRQ/FOUT pin.
POWER SUPPLY CONTROL REGISTER (PWR_VDD)
Clear Time Stamp Bit (CLRTS)
This bit clears Time Stamp VDD to Battery (TSV2B) and Time
Stamp Battery to VDD Registers (TSB2V). The default setting is 0
(CLRTS = 0) and the Enabled setting is 1 (CLRTS = 1).
VDD Brownout Trip Voltage BITS (VDDTrip<2:0>)
These bits set the trip level for the VDD alarm, indicating that VDD
has dropped below a preset level. In this event, the LVDD bit in
the Status Register is set to “1”. See Table 7.
TABLE 3. INTERRUPT CONTROL REGISTER (INT)
ADDR
7
6
5
4
321
0
08h
ARST
WRTC
IM
FOBATB
FO3 FO2 FO1 FO0
TABLE 4.
IM BIT
INTERRUPT/ALARM FREQUENCY
0
Single Time Event Set By Alarm
1
Repetitive/Recurring Time Event Set By Alarm
TABLE 5. FREQUENCY SELECTION OF IRQ/FOUT PIN
FREQUENCY,
FOUT
UNITS
FO3
FO2
FO1
FO0
0
Hz
0
000
32768
Hz
0
001
4096
Hz
0
1
0
1024
Hz
0
011
64
Hz
0
100
32
Hz
0
101
16
Hz
0
110
8
Hz
0
111
4
Hz
1
000
2
Hz
1
001
1
Hz
1
010
1/2
Hz
1
011
1/4
Hz
1
100
1/8
Hz
1
101
1/16
Hz
1
110
1/32
Hz
1
TABLE 6.
ADDR
7
6
5
4
3
2
1
0
09h
CLRTS
0
VDDTrip2 VDDTrip1 VDDTrip0
TABLE 7. VDD TRIP LEVELS
VDDTrip2
VDDTrip1
VDDTrip0
TRIP VOLTAGE
(V)
00
0
2.295
00
1
2.550
01
0
2.805
01
1
3.060
10
0
4.250
10
1
4.675
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECM25DRPS | CONN EDGECARD 50POS DIP .156 SLD |
| REC15-1215S/H3 | CONV DC/DC 15W 12VIN 15VOUT |
| 2-1906013-9 | CA 2.0MM OFNR 50/125,LC SEC BLU |
| H3CWH-6418G | IDC CABLE - HKC64H/AE64G/HPL64H |
| M1RXK-1440K | IDC CABLE - MPR14K/MC14F/X |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISL12020MIRZ-T | 功能描述:實(shí)時時鐘 LDAL TIME CLK & TEMP COMPENSATED CR RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12020MIRZ-T7A | 功能描述:實(shí)時時鐘 LDAL TIME CLK & TEMP COMPENSATED CR RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| ISL12021 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock with On Chip Temp Compensation 【5ppm |
| ISL12021CVZ | 功能描述:IC RTC LP BATT BACK SRAM 14TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計(jì)時 - 實(shí)時時鐘 系列:- 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 類型:時鐘/日歷 特點(diǎn):警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:8-TDFN EP 包裝:管件 |
| ISL12021IVZ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Real Time Clock with On Chip Temp Compensation 【5ppm |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。