5
FN6720.2
December 23, 2013
AC CHARACTERISTICS (Using Figure 12 with RDIFF = 100Ω, RLOAD = RA = RB = 50Ω, Full Scale Output = -2.0dBm) Spurious Free Dynamic Range,
SFDR Within a Window
fCLK = 130MSPS, fOUT = 20.2MHz, 20MHz Span (Notes 6, 8) -
85
-
dBc
Spurious Free Dynamic Range,
SFDR to Nyquist (fCLK/2)
fCLK = 130MSPS, fOUT = 50.5MHz (Notes 6, 8) -
57
-
dBc
fCLK = 130MSPS, fOUT = 40.4MHz (Notes 6, 8) -
62
-
dBc
fCLK = 130MSPS, fOUT = 20.2MHz (Notes 6, 9) -
69
-
dBc
fCLK = 130MSPS, fOUT = 10.1MHz (Notes 6, 8) -
73
-
dBc
fCLK = 130MSPS, fOUT = 5.05MHz, T = +25°C (Notes 6, 8) 70
77
-
dBc
fCLK = 130MSPS, fOUT = 5.05MHz, T = -40°C to +105°C (Notes 6, 8) 67
-
dBc
fCLK = 100MSPS, fOUT = 40.4MHz (Notes 6, 8) -
60
-
dBc
fCLK = 80MSPS, fOUT = 30.3MHz (Notes 6, 8) -
63
-
dBc
fCLK = 80MSPS, fOUT = 20.2MHz (Notes 6, 8) -
69
-
dBc
fCLK = 80MSPS, fOUT = 10.1MHz (Notes 6, 8, 10) -
70
-
dBc
fCLK = 80MSPS, fOUT = 5.05MHz (Notes 6, 8) -
76
-
dBc
fCLK = 50MSPS, fOUT = 20.2MHz (Notes 6, 8) -
68
-
dBc
fCLK = 50MSPS, fOUT = 10.1MHz (Notes 6, 8) -
73
-
dBc
fCLK = 50MSPS, fOUT = 5.05MHz (Notes 6, 8) -
77
-
dBc
Spurious Free Dynamic Range,
SFDR in a Window with Eight Tones
fCLK = 130MSPS, fOUT = 17.5MHz to 27.9MHz, 1.3MHz Spacing,
-68
-
dBc
fCLK = 80MSPS, fOUT = 10.8MHz to 17.2MHz, 811kHz Spacing,
-75
-
dBc
fCLK = 50MSPS, fOUT = 6.7MHz to 10.8MHz, 490kHz Spacing,
-77
-
dBc
Spurious Free Dynamic Range,
SFDR in a Window with EDGE or GSM
fCLK = 78MSPS, fOUT = 11MHz, in a 20MHz Window, RBW = 30kHz
-90
-
dBc
Adjacent Channel Power Ratio,
ACPR with UMTS
fCLK = 76.8MSPS, fOUT = 19.2MHz, RBW = 30kHz (Notes 6, 8, 10) -
70
-
dB
VOLTAGE REFERENCE
Internal Reference Voltage, VFSADJ
Pin 18 Voltage with Internal Reference
1.2
1.23
1.3
V
Internal Reference Voltage Drift
-
±40
-
ppm/°C
Internal Reference Output Current
Sink/Source Capability
Reference is not intended to be externally loaded
-
0
-
A
Reference Input Impedance
-1
-
M
Ω
Reference Input Multiplying Bandwidth (Note
8)-
1.0
-
MHz
DIGITAL INPUTS
D11-D0, CLK
Input Logic High Voltage with
3.3V Supply, VIH
0.7 *
DVDD
--
V
Input Logic Low Voltage with
3.3V Supply, VIL
-
0.3 *
DVDD
V
Sleep Input Current, IIH
-25
-
+25
A
Input Logic Current, IIH, IL
-20
-
+20
A
Clock Input Current, IIH, IL
-10
-
+10
A
Electrical Specifications
AVDD = DVDD = +3.3V, VREF = Internal 1.2V, IOUTFS = 20mA, TA = +25°C for All Typical Values; Parameters
with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established
by characterization and are not production tested. (Continued)
PARAMETER
TEST CONDITIONS
TA = -40°C TO +105°C
UNITS
MIN
TYP
MAX
ISL76161