FLASH MEMORY
13
K9K1G08U0A
Valid Block
K9K1G08Q0A
K9K1G16U0A
K9K1G16Q0A
Preliminary
NOTE
:
1. The
device
may include invalid blocks when first shipped. Additional invalid blocks may develop while being used. The number of valid blocks is pre-
sented with both cases of invalid blocks considered. Invalid blocks are defined as blocks that contain one or more bad bits
. Do not try to access
these invalid blocks for program and erase.
Refer to the attached technical notes for an appropriate management of invalid blocks.
2. The 1st block, which is placed on 00h block address, is fully guaranteed to be a valid block, does not require Error Correction.
3.
Minimum 1004 valid blocks are guaranteed for each contiguous 128Mb memory space.
AC TEST CONDITION
(K9K1GXXX0A-XCB0 :TA=0 to 70
°
C, K9K1GXXX0A-XIB0 :TA=-40 to 85
°
C
K9K1GXXQ0A : Vcc=1.70V~1.95V , K9K1GXXU0A : Vcc=2.7V~3.6V unless otherwise noted)
Parameter
Symbol
Min
Typ.
Max
Unit
Valid Block Number
N
VB
8,042
-
8,192
Blocks
Program / Erase Characteristics
Parameter
Symbol
Min
Typ
Max
Unit
Program Time
t
PROG
-
200
500
μ
s
μ
s
Dummy Busy Time for Multi Plane Program
t
DBSY
1
10
Number of Partial Program Cycles
in the Same Page
Main Array
Nop
-
-
1
cycle
Spare Array
-
-
2
cycles
Block Erase Time
t
BERS
-
2
3
ms
Capacitance
(
T
A
=25
°
C, V
CC
=1.8V/3.3V, f=1.0MHz)
NOTE
: Capacitance is periodically sampled and not 100% tested.
MODE SELECTION
Item
Symbol
Test Condition
Min
Max
Unit
Input/Output Capacitance
C
I/O
V
IL
=0V
-
20
pF
Input Capacitance
C
IN
V
IN
=0V
-
20
pF
Parameter
K9K1GXXQ0A
K9K1GXXU0A
Input Pulse Levels
0V to Vcc
Q
0.4V to 2.4V
Input Rise and Fall Times
5ns
5ns
Input and Output Timing Levels
Vcc
Q
/2
1.5V
K9K1GXXQ0A:Output Load (Vcc
Q
:1.8V +/-10%)
K9K1GXXU0A:Output Load (Vcc
Q
:3.0V +/-10%)
1 TTL GATE and CL=30pF
1 TTL GATE and CL=50pF
K9K1GXXU0A:Output Load (Vcc
Q
:3.3V +/-10%)
-
1 TTL GATE and CL=100pF
NOTE
: 1. X can be V
IL
or V
IH.
2. WP should be biased to CMOS high or CMOS low for standby.
CLE
ALE
CE
WE
RE
GND
WP
Mode
H
L
L
H
X
X
Read Mode
Command Input
L
H
L
H
X
X
Address Input(4clock)
H
L
L
H
X
H
Write Mode
Command Input
L
H
L
H
X
H
Address Input(4clock)
L
L
L
H
L
H
Data Input
L
L
L
H
L
X
Data Output
L
L
L
H
H
L
X
During Read(Busy) on K9K1G08U0A_Y,P or K9K1G08U0A_V,F
X
X
X
X
H
L
X
During Read(Busy) on the devices except K9K1G08U0A_Y,P and
K9K1G08U0A_V,F
X
X
X
X
X
L
H
During Program(Busy)
X
X
X
X
X
X
H
During Erase(Busy)
X
X
(1)
X
X
X
X
L
Write Protect
X
X
H
X
X
0V
0V/
Stand-by