LOGIC COMMANDS AND REGISTERS TIMING REGISTE" />
參數(shù)資料
型號： KIT33742DWEVB
廠商： Freescale Semiconductor
文件頁數(shù)： 48/71頁
文件大?。?/td> 0K
描述： KIT FOR 33742 SBC WITH EHSCAN
標準包裝： 1
主要目的： 接口，CAN 控制器
已用 IC / 零件： MC33742
相關產品： MC33742DW-ND - IC SYSTEM BASE W/LIN 28-SOIC
MC33742DWR2-ND - IC SYSTEM BASE W/LIN 28-SOIC
MC33742SDW-ND - IC SYSTEM BASE W/LIN 28-SOIC
MC33742SDWR2-ND - IC SYSTEM BASE W/LIN 28-SOIC
Analog Integrated Circuit Device Data
52
Freescale Semiconductor
33742
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
TIMING REGISTER (TIM1/2)
Tables 31 through 35 contain the Timing Register information. The TIM register is composed of two sub registers:
TIM1—Controls the watchdog timing selection as well as either the watchdog window or the watchdog timeout option
(Figure 28 and Figure 29, respectively). TIM1 is selected when bit D3 is 0 (Table 31). Watchdog timing characteristics are
described in Table 32.
TIM2—Selects an appropriate timing for sensing the wake-up circuitry or cyclically supplying devices by switching the HS on
or off. TIM2 is selected when bit D3 is 1 (Table 33). Figure 30, page 54, describes HS operation when cyclic sense is selected
Cyclic sense timing characteristics are described in Table 35, page 54.
Both subregisters also report the CANL and TXD diagnostics.
0
x
–
Inputs Disabled
0
1
x
High Level Sensitive
1
0
x
Low Level Sensitive
1
x
Both Level Sensitive
x = Don’t care.
Table 30. Wake-up Register Status Bits (62)
Name
Logic
Description
L3WU
0 or 1
If bit = 1, wake-up occurred from Sleep or Stop modes; if bit = 0, no wake-up has
occurred.
When device is in Normal or Standby mode, bit reports the State on Lx pin (LOW
or HIGH) (0 = Lx LOW, 1 = Lx HIGH)
L2WU
0 or 1
L1WU
0 or 1
L0WU
0 or 1
Notes
62.
WUR status bits have two functions. After SBC wake-up, they indicate the wake-up source; for example, L2WU set at logic [1] if wake-
up source is L2 input. After SBC wake-up and once the WUR register has been read, status bits indicate the real-time state of the Lx
inputs (1 = Lx is above threshold, 0 = Lx input is below threshold). If after a wake-up from Lx input a watchdog timeout occurs before the
first reading of the WUR register, the LxWU bits are reset. This can occur only if the SBC was in Stop mode.
Table 31. TIM1 Timing and CANL Failure Diagnostic Register
TIM1
R/W
D3
D2
D1
D0
$101b
W
0
WDW
WDT1
WDT0
R
CANL2VDD
CANL2BAT
CANL2GND
TXPD
Reset Value
–
0
Reset Condition (Write)(63)
–
POR, RESET
Notes
63.
See Table 13, page 46, for definitions of reset conditions.
Table 29. Wake-up Register Control Bits (continued)
相關PDF資料
PDF描述
EGM12DTBS-S189 CONN EDGECARD 24POS R/A .156 SLD
EBM28DTBS-S189 CONN EDGECARD 56POS R/A .156 SLD
ESM12DTAS-S189 CONN EDGECARD 24POS R/A .156 SLD
EGM12DTAS-S189 CONN EDGECARD 24POS R/A .156 SLD
EBM28DTAS-S189 CONN EDGECARD 56POS R/A .156 SLD
相關代理商/技術參數(shù)
參數(shù)描述
KIT3376MMA7330L 功能描述:加速傳感器開發(fā)工具 XYZ-AXIS ANALOG ACCELERO RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V
KIT3376MMA7331L 功能描述:加速傳感器開發(fā)工具 3-AXIS ANALOG OUT 4g /12g Dev Kit RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V
KIT3376MMA7331LC 功能描述:加速傳感器開發(fā)工具 3AXIS Angl Accelero Eval Kit RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V
KIT3376MMA7340L 功能描述:加速傳感器開發(fā)工具 XYZ-AXIS ANALOG ACCELERO RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V
KIT3376MMA7341L 功能描述:加速傳感器開發(fā)工具 3-AXIS ANALOG OUT 3g /11g Dev Kit RoHS:否 制造商:Murata 工具用于評估:SCA3100-D04 加速:2 g 傳感軸:Triple Axis 接口類型:SPI 工作電壓:3.3 V
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*