- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16521 > KSZ8841-PMQL-EVAL (Micrel Inc)BOARD EVALUATION KSZ8841-PMQL PDF資料下載
參數(shù)資料
| 型號： | KSZ8841-PMQL-EVAL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 17/74頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVALUATION KSZ8841-PMQL |
| 標準包裝： | 1 |
| 主要目的： | 接口，以太網(wǎng)控制器（PHY 和 MAC） |
| 嵌入式： | 否 |
| 已用 IC / 零件： | KSZ8841-PMQL |
| 主要屬性： | 1 個端口，100BASE-TX/10BASE-T |
| 次要屬性： | PCI 接口，LinkMD 線纜診斷 |
| 已供物品： | 板 |
| 產品目錄頁面： | 1114 (CN2011-ZH PDF) |
| 相關產品： | 576-2118-ND - IC MAC CTRLR 32BIT PCI 128-PQFP 576-2117-ND - IC MAC CTRLR 32BIT 128-PQFP |
| 其它名稱： | 576-1633 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
Micrel, Inc.
KSZ8841-PMQL
October 2007
24
M9999-100407-1.5
Host Communication
The descriptor lists and data buffers, collectively called the host communication, manage the actions and status related
to buffer management. Commands and signals that control the functional operation of the KSZ8841-PMQL are also
described.
The KSZ8841-PMQL and the driver communicate through the two data structures: Command and status registers
(CSRs) and Descriptor Lists and Data Buffers.
Note: All unused bits of the data structure in this section are reserved and should be written by the driver as zeros.
Host Communication Descriptor Lists and Data Buffers
The KSZ8841-PMQL transfers received data frames to the receive buffer in host memory and transmits data from the
transmit buffers in host memory. Descriptors that reside in the host memory act as pointers to these buffers.
There are two descriptor lists (one for receive and one for transmit) for the MAC DMA. The base address of each list is
written in the TDLB register and in the RDLB register, respectively. A descriptor list is forward linked. The last descriptor
may point back to the first entry to create a ring structure. Descriptors are chained by setting the next address to the
next buffer in both receive and transmit descriptors.
The descriptor lists reside in the host physical memory address space. Each pointer points to one buffer and the
second pointer points to the next descriptor. This enables the greatest flexibility for the host to chain any data buffers
with discontinuous memory location. This eliminates processor-intensive tasks such as memory copying from the host
to memory.
A data buffer contains either an entire frame or part of a frame, but it cannot exceed a single frame. Buffers contain only
data; and buffer status is maintained in the descriptor. Data chaining refers to frames that span multiple data buffers.
Data chaining can be enabled or disabled. Data buffers reside in host physical memory space.
Receive Descriptors (RDES0-RDES3)
Receive descriptor and buffer addresses must be Word aligned. Each receive descriptor provides one frame buffer, one
byte count field, and control and status bits.
The following table shows the RDES0 register bit fields.
Bit
Description
31
OWN Own Bit
When set, indicates that the descriptor is owned by the KSZ8841-PMQL.
When reset, indicates that the descriptor is owned by the host. The KSZ8841-PMQL clears
this bit either when it completes the frame reception or when the buffers that are associated
with this descriptor are full.
30
FS First Descriptor
When set, indicates that this descriptor contains the first buffer of a frame.
If the buffer size of the first buffer is 0, the next buffer contains the beginning of the frame.
29
LS Last Descriptor
When set, indicates that the buffer pointed by this descriptor is the last buffer of the frame.
28
IPE IP Checksum Error
When set, indicates that the received frame is an IP packet and its IP checksum field does
not match.
This bit is valid only when last descriptor is set.
27
TCPE TCP Checksum Error
When set, indicates that the received frame is a TCP/IP packet and its TCP checksum field
does not match.
This bit is valid only when last descriptor is set.
相關PDF資料 |
PDF描述 |
|---|---|
| M3CKK-1018R | IDC CABLE - MKC10K/MC10M/MPK10K |
| EBC40DCMD | CONN EDGECARD 80POS .100 WW |
| ECC22DCAT | CONN EDGECARD 44POS R/A .100 SLD |
| EBM08DRMN-S273 | CONN EDGECARD 16POS .156 WW |
| EBM08DRMD-S273 | CONN EDGECARD 16POS .156 WW |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8841-PMQLI | 功能描述:以太網(wǎng) IC Single Ethernet Port + 32-bit/33MHz PCI interface, Ind Temp (Lead Free) RoHS:否 制造商:Micrel 產品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8842 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with PCI Interface |
| KSZ8842-16 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface |
| KSZ8842-16_08 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface |
| KSZ8842-16_1 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。