參數(shù)資料
型號: KSZ8841-PMQL-EVAL
廠商: Micrel Inc
文件頁數(shù): 30/74頁
文件大?。?/td> 0K
描述: BOARD EVALUATION KSZ8841-PMQL
標(biāo)準(zhǔn)包裝: 1
主要目的: 接口,以太網(wǎng)控制器(PHY 和 MAC)
嵌入式:
已用 IC / 零件: KSZ8841-PMQL
主要屬性: 1 個端口,100BASE-TX/10BASE-T
次要屬性: PCI 接口,LinkMD 線纜診斷
已供物品:
產(chǎn)品目錄頁面: 1114 (CN2011-ZH PDF)
相關(guān)產(chǎn)品: 576-2118-ND - IC MAC CTRLR 32BIT PCI 128-PQFP
576-2117-ND - IC MAC CTRLR 32BIT 128-PQFP
其它名稱: 576-1633
Micrel, Inc.
KSZ8841-PMQL
October 2007
36
M9999-100407-1.5
The following table shows the access rules of the register.
Category
Description
bit 15
Read/Write 1 Clear (RW1C)
bit 8
Read/Write (RW)
bit 3
Read Only (RO)
bit 1 – 0
Read Write (RW)
PCI Control & Status Registers
The PCI CSR registers are all 32 bit in Little Endian format. For PCI register Read cycle, the KSZ8841-PMQL allows
any different combination of CBEN. For PCI register bus cycles, only byte, word(16-bit), or Dword(32-bit) accesses are
allowed. Any other combinations are illegal, and will be target aborted.
All other registers not included below are reserved.
MAC DMA Transmit Control Register (MDTXC Offset 0x0000)
The MAC DMA transmit control register establishes the transmit operating modes and commands for the port. This
register should be one of the last CSRs to be written as part of the transmit initialization.
The following table shows the register bit fields.
Bit
Default
Read/
Write
Description
31-30
-
RO
Reserved
29 - 24
0x00
RW
MTBS DMA Transmit Burst Size
This field indicates the maximum number of words to be transferred in one
DMA transaction. If reset, the MAC DMA burst size is limited only by the
amount of data stored in the transmit buffer before issuing a bus request.
The MTBS can be programmed with permissible values 0,1, 2, 4, 8, 16, or
32.
After reset, the MTBS default is 0, i.e. unlimited.
23 - 19
0x00
RO
Reserved
18
0
RW
MTUCG MAC Transmit UDP Checksum Generate
When set, the KSZ8841-PMQL will generate correct UDP checksum for
outgoing UDP/IP frames at port.
When this bit is set, ADD CRC should also turn on.
17
0
RW
MTTCG MAC Transmit TCP Checksum Generate
When set, the KSZ8841-PMQL will generate correct TCP checksum for
outgoing TCP/IP frames at port.
When this bit is set, ADD CRC should also turn on.
16
0
RW
MTICG MAC Transmit IP Checksum Generate
When set, the KSZ8841-PMQL will generate correct IP checksum for
outgoing IP frames at port.
When this bit is set, ADD CRC should also turn on.
15 - 10
0x00
RO
Reserved
9
0
RW
MTFCE MAC Transmit Flow Control Enable
When this bit is set and the KSZ8841-PMQL is in Full Duplex mode, flow
control is enabled and the KSZ8841-PMQL will transmit a PAUSE frame
when the Receive Buffer capacity has reached a level that may cause the
buffer to overflow.
When this bit is set and the KSZ8841-PMQL is in Half Duplex mode, back-
相關(guān)PDF資料
PDF描述
M3CKK-1018R IDC CABLE - MKC10K/MC10M/MPK10K
EBC40DCMD CONN EDGECARD 80POS .100 WW
ECC22DCAT CONN EDGECARD 44POS R/A .100 SLD
EBM08DRMN-S273 CONN EDGECARD 16POS .156 WW
EBM08DRMD-S273 CONN EDGECARD 16POS .156 WW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KSZ8841-PMQLI 功能描述:以太網(wǎng) IC Single Ethernet Port + 32-bit/33MHz PCI interface, Ind Temp (Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray
KSZ8842 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with PCI Interface
KSZ8842-16 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface
KSZ8842-16_08 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface
KSZ8842-16_1 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:2-Port Ethernet Switch with Non-PCI Interface