- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11593 > KSZ8842-PMBL (Micrel Inc)IC ETHERNT SW 2PORT PCI 100LFBGA PDF資料下載
參數(shù)資料
| 型號： | KSZ8842-PMBL |
| 廠商： | Micrel Inc |
| 文件頁數(shù)： | 49/119頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETHERNT SW 2PORT PCI 100LFBGA |
| 特色產(chǎn)品： | Micrel Drives Ethernet Into the Global Automotive World |
| 標準包裝： | 260 |
| 控制器類型： | 以太網(wǎng)開關(guān)控制器 |
| 接口： | PCI |
| 電源電壓： | 3.1 V ~ 3.5 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LFBGA |
| 供應(yīng)商設(shè)備封裝： | 100-LFBGA |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 1081 (CN2011-ZH PDF) |
| 配用： | 576-1636-ND - BOARD EVALUATION KSZ8842-PMQL |
| 其它名稱： | 576-3089 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁
Micrel, Inc.
KSZ8842-PMQL/PMBL
October 2007
35
M9999-100207-1.5
Host Communication
The descriptor lists and data buffers, collectively called the host communication, manage the actions and status related
to RX and TX buffer management. Commands and signals that control the functional operation of the KSZ8842-
PMQL/PMBL are also described.
The KSZ8842-PMQL/PMBL and the driver communicate through the two data structures: Command and status
registers (CSRs), and Descriptor Lists and Data Buffers.
Note: All unused bits of the data structure in this section are reserved and should be written by the driver as zero.
Host Communication Descriptor Lists and Data Buffers
The KSZ8842-PMQL/PMBL transfers received data frames to the receive buffer in host memory and transmits data
from the transmit buffers in host memory. Descriptors that reside in the host memory act as pointers to these buffers.
There are two descriptor lists (one for receive and one for transmit) for MAC DMA. The base address of each list is
written in the TDLB register and in the RDLB register, respectively. A descriptor list is forward linked. The last descriptor
may point back to the first entry to create a ring structure. Descriptors are chained by setting the next address to the
next buffer in both the receive and transmit descriptors.
The descriptor lists reside in the host physical memory address space. Each pointer points to one buffer and the
second pointer points to the next descriptor. This enables the greatest flexibility for the host to chain any data buffers
with discontinuous memory location. This eliminates processor-intensive tasks such as memory copying from the host
to memory.
A data buffer contains either an entire frame or part of a frame, but it cannot exceed a single frame. Buffers contain only
data; and buffer status is maintained in the descriptor. Data chaining refers to frames that span multiple data buffers.
Data chaining can be enabled or disabled. Data buffers reside in host physical memory space.
Receive Descriptors (RDES0-RDES3)
Receive descriptor and buffer addresses must be Word aligned. Each receive descriptor provides one frame buffer, one
byte count field, and control and status bits.
The following table shows the RDES0 register bit fields.
Bit
Description
31
OWN Own Bit
When set, indicates that the descriptor is owned by the KSZ8842-PMQL/PMBL.
When reset, indicates that the descriptor is owned by the host. The KSZ8842-PMQL/PMBL
clears this bit either when it completes the frame reception or when the buffers that are
associated with this descriptor are full.
30
FS First Descriptor
When set, indicates that this descriptor contains the first buffer of a frame.
If the buffer size of the first buffer is 0, the next buffer contains the beginning of the frame.
29
LS Last Descriptor
When set, indicates that the buffer pointed by this descriptor is the last buffer of the frame.
28
IPE IP Checksum Error
When set, indicates that the received frame is an IP packet and its IP checksum field does
not match.
This bit is valid only when last descriptor is set.
27
TCPE TCP Checksum Error
When set, indicates that the received frame is a TCP/IP packet and its TCP checksum field
does not match.
This bit is valid only when last descriptor is set.
26
UDPE UDP Checksum Error
When set, indicates that the received frame is an UDP/IP packet and its UDP checksum field
does not match.
This bit is valid only when last descriptor is set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KSZ8893FQL-FX | IC SWITCH ETH 3PORT 128-PQFP |
| PIC12C509AT-04E/SN | IC MCU OTP 1KX12 8SOIC |
| PIC16F1829T-I/SS | MCU PIC 14K FLASH 1K RAM 20SSOP |
| V72A24C400BL3 | CONVERTER MOD DC/DC 24V 400W |
| PIC16F677-E/SS | IC PIC MCU FLASH 2KX14 20SSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KSZ8842-PMBL AM | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8842-PMBL AM TR | 功能描述:以太網(wǎng) IC 2-Port Ethernet Switch/Repeater + 32-bit/33MHz PCI bus interface(Lead Free) RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| KSZ8842-PMBLAM | 制造商:Micrel 功能描述:Ethernet Switch 2-Port 10Mbps/100Mbps |
| KSZ8842-PMBL-AM | 功能描述:Ethernet Switch 10/100 Base-T/TX PHY PCI Interface 制造商:microchip technology 系列:- 包裝:托盤 零件狀態(tài):要求報價 協(xié)議:以太網(wǎng) 功能:開關(guān) 接口:PCI 標準:10/100 Base-T/TX PHY 電壓 - 電源:3.1 V ~ 3.5 V 電流 - 電源:122mA 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LFBGA 供應(yīng)商器件封裝:* 標準包裝:260 |
| KSZ8842-PMBL-EVAL | 功能描述:以太網(wǎng)開發(fā)工具 2+1 Port 10/100 Ethernet Switch with 32b/33MHz PCI Interface (BGA Version) Eval Board RoHS:否 制造商:Micrel 產(chǎn)品:Evaluation Boards 類型:Ethernet Transceivers 工具用于評估:KSZ8873RLL 接口類型:RMII 工作電源電壓: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。