- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄16728 > LMK04002BEVAL (National Semiconductor)BOARD EVAL PRECISION CLOCK PLL PDF資料下載
參數(shù)資料
| 型號(hào)： | LMK04002BEVAL |
| 廠商： | National Semiconductor |
| 文件頁數(shù)： | 52/65頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL PRECISION CLOCK PLL |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PowerWise® |
| 主要目的： | 計(jì)時(shí)，時(shí)鐘調(diào)節(jié)器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LMK04002 |
| 主要屬性： | 122.88 MHz VCXO |
| 次要屬性： | 集成式 PLL 和 VCO |
| 已供物品： | 板，線纜 |
| 產(chǎn)品目錄頁面： | 1275 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁當(dāng)前第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
0.1 PF
50: Trace
5
0
:
LMK040XX
Clock Source
CLKinX
CLKinX*
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
Figure 30. CLKinX/X* Single-ended Termination
If the CLKin pins are being driven with a single-ended LVCMOS/LVTTL source, either DC coupling or AC
coupling may be used. If DC coupling is used, the CLKinX_TYPE should be set to MOS buffer mode
(CLKinX_TYPE = 1) and the voltage swing of the source must meet the specifications for DC coupled, MOS-
mode clock inputs given in the table of Electrical Characteristics. If AC coupling is used, the CLKinX_TYPE
should be set to the bipolar buffer mode (CLKinX_TYPE = 0). The voltage swing at the input pins must meet the
specifications for AC coupled, bipolar mode clock inputs given in the table of Electrical Characteristics. In this
case, some attenuation of the clock input level may be required. A simple resistive divider circuit before the AC
coupling capacitor is sufficient.
Figure 31. DC Coupled LVCMOS/LVTTL Reference Clock
Additional Outputs with an LMK04000 Family Device
The number of outputs on a LMK04000 family device can be expanded in many ways. The first method is to use
the differential outputs as two single-ended outputs. For CMOS outputs, both the positive and negative outputs
can be programmed to be in phase, or 180 degrees out of phase. LVDS/LVPECL positive and negative outputs
are always 180 degrees out of phase. LVDS single-ended is not recommended.
In addition to this technique, the number of outputs can be expanded with a LMK01000 family device. To do this,
one of the clock outputs of a LMK04000 can drive the LMK01000 device.
For more information on phase synchronization with multiple devices, please refer to application note AN-1864:
Output Clock Phase Noise Performance VS. VCXO Phase Noise
The jitter cleaning capability of the LMK04000 family is highly dependent on the phase noise performance of the
VCXO (or crystal) that is integrated with PLL1. The VCXO is the reference for PLL2 which provides the clock for
the output distribution path. Consequently, the designer must choose a VCXO (or crystal) that supports the
required performance at the clock outputs.
An example of the difference in performance that can be obtained from various VCXOs is illustrated in the
following plots. Figure 32 compares the phase noise of two different VCXOs: VCXO “A” and VCXO “B”. Both
VCXOs have a center frequency of 100 MHz. The figure of merit, RMS jitter, is measured over the bandwidth
100 Hz to 200 kHz. This is the most relevant integration bandwidth for the VCXO because it will have the most
impact inside the loop bandwidth of PLL2.
56
Copyright 2008–2011, Texas Instruments Incorporated
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210491025 | CABLE JUMPER 1.25MM .229M 31POS |
| MAX6063BEUR-T | IC VREF SERIES PREC 3V SOT-23-3 |
| V375B5E150BG2 | CONVERTER MOD DC/DC 5V 150W |
| GEM28DRMT-S288 | CONN EDGECARD 56POS .156 EXTEND |
| 234A061-3/42-0 | BOOT MOLDED |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LMK04002BEVAL/NOPB | 功能描述:BOARD EVAL FOR LMK04002B RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:PowerWise® 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:數(shù)字電位器 嵌入式:- 已用 IC / 零件:AD5258 主要屬性:- 次要屬性:- 已供物品:板 相關(guān)產(chǎn)品:AD5258BRMZ1-ND - IC POT DGTL I2C1K 64P 10MSOPAD5258BRMZ10-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ100-ND - IC POT DGTL I2C 100K 64P 10MSOPAD5258BRMZ50-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ1-R7-ND - IC POT DGTL I2C 1K 64P 10MSOPAD5258BRMZ10-R7-ND - IC POT DGTL I2C 10K 64P 10MSOPAD5258BRMZ50-R7-ND - IC POT DGTL I2C 50K 64P 10MSOPAD5258BRMZ100-R7-ND - IC POT DGTL I2C 100K 64P 10MSOP |
| LMK04002BISQ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
| LMK04002BISQ/NOPB | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04002BISQE | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04002BISQE/NOPB | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。