- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383288 > LP1072 (飛思卡爾半導(dǎo)體(中國)有限公司) 802.11a/b/g Baseband System Solution PDF資料下載
參數(shù)資料
| 型號： | LP1072 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | 802.11a/b/g Baseband System Solution |
| 中文描述： | 802.11a/b/g無線基帶系統(tǒng)解決方案 |
| 文件頁數(shù)： | 6/32頁 |
| 文件大小： | 293K |
| 代理商： | LP1072 |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
LP1072 Advance Information, Rev. 0.3
6
Freescale Semiconductor
PRELIMINARY
Functional Description
3.1.8
SDIO Registers
TBA
3.1.9
Clock Control
TBA
3.1.10
Clock Gating
This block contains all the control logic required to gate individual sub-block clocks.
3.2
Media Access Control (MAC) Subsystem
3.2.1
Protocol Accelerator Subsystem (PAS)
The main function of the Protocol Accelerator Subsystem is to provide hardware acceleration functions
for the MAC Software to perform the time critical aspects of the 802.11 protocol.
The PAS contains the following:
Shared Memory Controller – provided arbitrated access to the shared memory (MAC memory)
WEP Hardware Engine
AES Hardware Engine
802.11 Protocol Accelerator – for support of time-critical MAC functions
Generic Host Interface
3.2.2
AES Block
The contents of the AES block are:
AES encryption/decryption core that performs AES encryption/decryption of a 128bit block.
Offset Codebook (OCB) mode encipher/decipher wrapper that performs OCB mode key
generation for the AES core.
DMA controller and Shared Memory Interface that controls the reading/writing of data blocks
from/to the PAS shared memory controller.
Control Registers, used to configure the operation of the AES block.
3.2.3
WEP Block
TBA
3.3
PHY Subsystem
TBA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LPR30 | LOW DROP VOLTAGE REGULATOR DRIVE FOR EXTERNAL N-CHANNEL POWER MOSFET |
| LPR30D | LOW DROP VOLTAGE REGULATOR DRIVE FOR EXTERNAL N-CHANNEL POWER MOSFET |
| LPR30D-TR | LOW DROP VOLTAGE REGULATOR DRIVE FOR EXTERNAL N-CHANNEL POWER MOSFET |
| LPR30N | LOW DROP VOLTAGE REGULATOR DRIVE FOR EXTERNAL N-CHANNEL POWER MOSFET |
| LRI512 | Memory TAG IC 512 bit High Endurance EEPROM 13.56MHz, ISO 15693 Standard Compliant with E.A.S. |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LP108 | 功能描述:開關(guān)配件 UNDERLOAD RoHS:否 制造商:C&K Components 類型:Cap 用于:Pushbutton Switches 設(shè)計目的: |
| LP1083 | 制造商:FCI 制造商全稱:First Components International 功能描述:LOW DROPOUT POSITVITE ADJUSTABLE REGULATOR |
| LP1083CM | 制造商:FCI 制造商全稱:First Components International 功能描述:LOW DROPOUT POSITVITE ADJUSTABLE REGULATOR |
| LP1083CZ | 制造商:FCI 制造商全稱:First Components International 功能描述:LOW DROPOUT POSITVITE ADJUSTABLE REGULATOR |
| LP1083IZ | 制造商:FCI 制造商全稱:First Components International 功能描述:LOW DROPOUT POSITVITE ADJUSTABLE REGULATOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。