- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370837 > M32000D4 (Mitsubishi Electric Corporation) SINGLE CHIP 32 BIT CMOS MICROCOMPUTER PDF資料下載
參數(shù)資料
| 型號(hào)： | M32000D4 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| 中文描述： | 單芯片32位CMOS微機(jī) |
| 文件頁數(shù)： | 15/45頁 |
| 文件大?。?/td> | 535K |
| 代理商： | M32000D4 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁
SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
M32000D4AFP
15
The user I/O area is 8 MB from address H'FF00 0000 to address
H'FF7F FFFF. When this space is accessed, the control signals to
access external devices are output. The system area is 4 MB from
address H'FF80 0000 to address H'FFBF FFFF. This area is reserved
for development tools such as in-circuit emulators or debug moni-
tors. The user cannot use this area.
The internal I/O area is 4 MB from address H'FFC0 0000 to address
H'FFFF FFFF. The memory controller and programmable I/O port
registers are allocated in this area.
The internal DRAM (2 MB) is allocated from address H'0000 0000 to
address H'001F FFFF. The EIT vector entry (other than the reset
interrupt) is allocated in the address H'0000 0000 to address H'0000
008F of this area.
The internal DRAM is connected to the M32R CPU via a 4 KB cache
memory with a 128-bit bus. When the M32000D4AFP is in the hold
state, the internal DRAM can be accessed from an external bus master
by inputting control signals.
The external area consists of 14 MB from address H'0020 0000 to
address H'00FF FFFF. When this space is accessed, the control sig-
nals to access external devices are output. The bottom 16 bytes in
this area (H'00FF FFF0 to H'00FF FFFF) are the reset interrupt EIT
vector entry.
Fig. 10 Internal I/O space memory map
H'FFC0 0000
H'FFFF FFE0
H'FFFF FFE4
H'FFFF FFE8
H'FFFF FFF8
H'FFFF FFFC
logical address
0
31
+3 address
(reserved)
+2 address
+1 address
+0 address
PPCR1
PPDR0
memory controller
PPDR1
(reserved)
MPMR
MCCR
PPCR0
H'FFFF FFEC
MLCR: lock control register
MPMR: power management control register
MCCR: cache control register
programmable I/O port
PPCR0: programmable I/O port direction control register 0
PPCR1: programmable I/O port direction control register 1
PPDR0: programmable port data register 0
PPDR1: programmable port data register 1
MLCR
H'FFFF FFF4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M32000D4AFP | SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32170F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32174F3VFP | SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32170F3VFG | 32-BIT RISC SINGLE-CHIP MICROCOMPUTER |
| M32170F3VWG | 32-BIT RISC SINGLE-CHIP MICROCOMPUTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M32000D4AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE CHIP 32 BIT CMOS MICROCOMPUTER |
| M32000D4BFP-80 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 32-BIT CMOS MICROCOMPUTER |
| M32002AGLJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGMJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
| M32002AGPJ | 制造商:MTRONPTI 制造商全稱:MTRONPTI 功能描述:9x14 mm, 3.3/2.5/1.8 Volt, PECL/LVDS/CML, VCXO |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。