- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359091 > M68HC705UGANG (飛思卡爾半導(dǎo)體(中國)有限公司) High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit PDF資料下載
參數(shù)資料
| 型號： | M68HC705UGANG |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| 中文描述： | 高密度互補(bǔ)金屬氧化物半導(dǎo)體（HCMOS）微控制器 |
| 文件頁數(shù)： | 54/112頁 |
| 文件大?。?/td> | 809K |
| 代理商： | M68HC705UGANG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁當(dāng)前第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
7-8
MC68HC05BD3
M-BUS SERIAL INTERFACE
7
7.3.4
M-Bus Status Register (MSR)
The MIF and MAL bits are software clearable; while the other bits are read only.
MCF - Data Transfer Complete
1 (set)
–
A byte transfer has been completed.
0 (clear) –
A byte is being transfer.
When MCF is set, the MIF (M-Bus interrupt) bit is also set. An M-Bus interrupt is generated if the
MIEN bit is set.
MAAS - Addressed as Slave
1 (set)
–
Currently addressed as a slave.
0 (clear) –
Not currently addressed.
This MAAS bit is set when its own specific address (M-Bus Address register) matches the calling
address. When MAAS is set, the MIF (M-Bus interrupt) bit is also set. An interrupt is generated if
the MIEN bit is set. Then CPU needs to check the SRW bit and set its MTX bit accordingly. Writing
to the M-Bus Control register clears this bit.
MBB - Bus Busy
1 (set)
–
M-Bus busy.
0 (clear) –
M-Bus idle.
This bit indicates the status of the bus. When a START signal is detected, MBB is set. When a
STOP signal is detected, it is cleared.
MAL - Arbitration Lost
1 (set)
–
Lost arbitration in master mode.
0 (clear) –
No arbitration lost.
This arbitration lost flag is set when the M-Bus master loses arbitration during a master
transmission mode. When MAL is set, the MIF (M-Bus interrupt) bit is also set. This bit must be
cleared by software.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$001A
MCF
MAAS
MBB
MAL
SRW
MIF
RXAK
1000 0001
TPG
52
F
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M68TC11E20B56 | HC11 Microcontrollers |
| M68Z128W-70N1T | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M68Z128WN | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M68Z128W | 3V, 1 Mbit 128Kb x8 Low Power SRAM with Output Enable |
| M69AW024BL60ZB8T | 16 Mbit (1M x16) 3V Asynchronous PSRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M68HC705UPGMR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| M68HC705X16PGMR | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| M68HC711CFD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
| M68HC711CFG | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
| M68HC711CFG/D | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:CONFIG REGISTER PROGRAMMING FOR EEPROM-BASED MHC MICROCONTROLLERS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。