- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359091 > M7010R-066ZA1T (意法半導(dǎo)體) 16K x 68-bit Entry NETWORK SEARCH ENGINE PDF資料下載
參數(shù)資料
| 型號： | M7010R-066ZA1T |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 16K x 68-bit Entry NETWORK SEARCH ENGINE |
| 中文描述： | 16K的× 68位進(jìn)入網(wǎng)絡(luò)搜索引擎 |
| 文件頁數(shù)： | 31/67頁 |
| 文件大?。?/td> | 449K |
| 代理商： | M7010R-066ZA1T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
31/67
M7010R
Table 21. READ Address Format for Data and Mask Arrays
WRITE COMMAND
The WRITE can be a single write of a data array,
mask array, register, or external SRAM location
(CMD[2] = 0). It can also be a burst WRITE
(CMD[2] = 1) using an internal auto-incrementing
address register (WBURADR) of the data array or
mask array locations (see Table 23, page 33 for
format). A single-location WRITE is a three-cycle
operation, shown in Figure 22, page 32. The burst
WRITE adds one extra cycle for each successive
location write.
The WRITE operation sequence is as follows:
–
Cycle 1A:
The host ASIC applies the WRITE In-
struction to CMD[1:0] (CMD[2] = 0), using CM-
DV=1 and the address supplied on the DQ Bus,
as shown in Table 22, page 33. The host ASIC
also supplies the index to the global mask reg-
ister (GMR) to mask the WRITE to the data ar-
ray or mask array location in CMD[5:3]. For
SRAM writes, the host ASIC must supply
SADR[21:19] on CMD[8:6].
–
Cycle 1B:
The host ASIC continues to apply the
WRITE Instruction to CMD[1:0] (CMD[2] = 0)
using CMDV = 1 and the address supplied on
the DQ Bus. The host ASIC continues to supply
the GMR Index to mask the WRITE to the data
or mask array locations in CMD[5:3]. The host
ASIC selects the device where ID[4:0] matches
the DQ[25:21] = 11111.
–
Cycle 2:
The host ASIC drives the DQ[67:0]
with the data to be written to the data array,
mask array, external SRAM, or register location
of the selected device.
–
Cycle 3:
Idle cycle. At the termination of this cy-
cle, another operation can begin.
The burst WRITE operation lasts for (n + 2) CLK
cycles, where
“
n
”
signifies the number of accesses
in the burst as specified in the BLEN field of the
WBURREG register (see Figure 23, page 32).
This operation assumes that the host ASIC has
programmed the WBURREG with the starting ad-
dress (ADDR) and the length of transfer (BLEN)
before initiating the burst WRITE command (see
Table 24, page 33 for format). The sequence is as
follows:
–
Cycle 1A:
The host ASIC applies the WRITE In-
struction on the CMD[1:0] (CMD[2] = 1), using
CMDV = 1 and the address supplied on the DQ
Bus, as shown in Table 23, page 33. The host
ASIC also supplies the index to the global mask
register to mask the WRITE to the data or mask
array locations in CMD[5:3].
–
Cycle 1B:
The host ASIC continues to apply the
WRITE Instruction to CMD[1:0] (CMD[2] = 0)
using CMDV = 1 and the address supplied on
the DQ Bus. The host ASIC continues to supply
the GMR Index to mask the WRITE to the data
or mask array locations in CMD[5:3]. The host
ASIC selects the device where ID[4:0] matches
the DQ[25:21] = 11111.
–
Cycle 2:
The host ASIC drives the DQ[67:0]
with the data to be written to the data array or
mask array location of the selected device. The
host ASIC writes the data on the DQ[67:0] bus
only to the subfield that has the corresponding
mask bit set to '1' in the global mask register
specified by the index CMD[5:3] and supplied in
Cycle 1.
–
Cycles 3 to n + 1:
The host ASIC drives
DQ[67:0] with the data to be written to the next
data array or mask array location (addressed by
the auto-increment AADR field of the WBUR-
REG register) of the selected device.
The host ASIC writes the data on the DQ[67:0]
bus only to the subfield that has the correspond-
ing mask bit set to '1' in the global mask register
specified by the index CMD[5:3] and supplied in
Cycle 1. The M7010R drives the EOT signal low
from Cycle 3 to Cycle n; the M7010R drives the
EOT signal high in Cycle n + 1 (n is specified in
the BLEN field of the WBURREG).
–
Cycle n + 2:
The M7010R drives the EOT signal
low. At the termination of the Cycle n + 2, the
M7010R floats the EOT signal to a 3-state, and
a new instruction can begin.
DQ[67:26]
DQ[25:21]
DQ[20:19]
DQ[18:14]
DQ[13:0]
Reserved
ID
00: Data Array
Reserved
Do not care. These 14 bits come from the
internal register (RBURADR) which
increments for each access.
Reserved
ID
01: Mask Array
Reserved
Do not care. These 14 bits come from the
internal register (RBURADR) which
increments for each access.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M7010R-083ZA1T | 16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7010R | 16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-050ZA1T | CAP TANT 22UF 10V 20% POLY SMD |
| M7020R-066ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
| M7020R-083ZA1T | 32K x 68-bit Entry NETWORK SEARCH ENGINE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M7010R-083ZA1T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16K x 68-bit Entry NETWORK SEARCH ENGINE |
| M701-220442 | 功能描述:USB接頭 USB A SINGLE PC TAIL HORIZONTAL RoHS:否 制造商:FCI 產(chǎn)品:USB Type A Connectors 標(biāo)準(zhǔn):USB 3.0 端口數(shù)量: 位置/觸點數(shù)量:9 型式:Female 電流額定值:1.8 A 安裝風(fēng)格:Through Hole 端接類型:Solder Pin 連接器類型:USB 3.0 Receptacle |
| M7012250442 | 制造商:Harwin 功能描述: |
| M701-2250442R | 制造商:Harwin 功能描述: |
| M701-2280442R | 制造商:Harwin 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。