參數(shù)資料
型號(hào)： MA31750
廠商： Dynex Semiconductor Ltd.
英文描述： High Performance MIL-STD-1750 Microprocessor
中文描述： 高性能的MIL - STD - 1750微處理器
文件頁(yè)數(shù)： 14/42頁(yè)
文件大?。?/td> 436K
代理商： MA31750
MA31750
14/42
5. PERFORMANCE
5.1. BENCHMARKING
Figure 20a defines the number and type of machine cycles
associated with each MIL-STD-1750 instruction. This
information may be used when benchmarking MA31750
performance. The Digital Avionics Instruction Set (DAIS) mix,
which defines a typical frequency of occurrence for MIL-STD-
1750A instructions, is used here for this purpose.
One problem with the DAIS mix is that it does not reflect the
impact of data dependencies on system performance. E.g. a
multiplication in which the operand is zero may be performed
much faster than one with two non-zero operands.
Realistic benchmarks must therefore take both the
instruction mix and data dependencies into account. To this
end, machine cycle counts in figure 20a which have data
dependencies are annotated with either an “a” or “wa” suffix.
An “a” suffix reflects an average number of machine cycles
(where each of several possibilities is equally likely) and a “wa”
suffix reflects a weighted average number of machine cycles
(where some data possibilities are more likely than others).
Weighted averages are only applicable to floating-point
operations. Normalisation and alignment operations are also
represented. Figure 19 shows MA31750 throughput, at
various frequencies and wait states, for the floating point DAIS
mix.
5.2. EXPANDED MEMORY PERFORMANCE
The inclusion of an MMU (Memory Management Unit) will
degrade the throughput performance of the processor in two
ways. Firstly, each memory access will have an additional
overhead associated with the formation of the extended
address from the MMU. This may require that the processor
inserts wait states to lengthen each external cycle. Secondly,
the MMU itself may require that some ‘housekeeping’ work be
done by the processor, which will lengthen the program
execution time. There are no widely accepted benchmarks
which may be used to measure the resultant decrease in
throughput.
Waitstates
P
0
0.5
1
1.5
2
2.5
3
3.5
0
1
2
3
4
25MHz
20MHz
15MHz
10MHz
5MHz
Figure 19: Throughput (MIPS) with Waitstates
相關(guān)PDF資料
PDF描述
MA31751 Memory Management & Block Protection Unit
MA31753 DMA Controller (DMAC) For An MA31750 System
MA31755 16-Bit Feedthrough Error Detection & Correction Unit EDAC
MA3690 1553B Bus Controller/Remote Terminal
MA3691 1553B Bus Controller/Remote Terminal
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MA31751 制造商:DYNEX 制造商全稱:Dynex Semiconductor 功能描述:Memory Management & Block Protection Unit
MA31753 制造商:DYNEX 制造商全稱:Dynex Semiconductor 功能描述:DMA Controller (DMAC) For An MA31750 System
MA31755 制造商:DYNEX 制造商全稱:Dynex Semiconductor 功能描述:16-Bit Feedthrough Error Detection & Correction Unit EDAC
MA318 功能描述:CPU與芯片冷卻器 INTEL P111 FC-PGA RoHS:否 制造商:ADLINK Technology 尺寸: 電壓額定值: 功率額定值: 速度: 氣流: 系列:
MA3180 制造商:PANASONIC 制造商全稱:Panasonic Semiconductor 功能描述:Silicon planar type
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*