- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9467 > MAX1358BETL+T (Maxim Integrated Products)IC DAS 16BIT 40-TQFN PDF資料下載
參數(shù)資料
| 型號： | MAX1358BETL+T |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 33/71頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAS 16BIT 40-TQFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 類型： | 數(shù)據(jù)采集系統(tǒng)（DAS） |
| 分辨率（位）： | 16 b |
| 采樣率（每秒）： | 21.94k |
| 數(shù)據(jù)接口： | MICROWIRE?，QSPI?，串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 1.8 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 40-WFQFN 裸露焊盤 |
| 供應商設備封裝： | 40-TQFN-EP（6x6） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
MAX1358B
16-Bit, Data-Acquisition System with ADC, DACs,
UPIOs, RTC, Voltage Monitors, and Temp Sensor
______________________________________________________________________________________
39
The MUX register configures the positive and negative
mux inputs and can start an ADC conversion.
S (ADR0): Conversion start bit. The S bit is the LSB of
the MUX register address byte. S = 1 resets the regis-
ters inside the ADC filter and initiates a conversion or
calibration. The conversion begins immediately after
the eighth MUX register data bit, when S = 1 and when
writing to the MUX register. This allows the new MUX
and ADC register settings to take effect simultaneously
for a new conversion, if STRT = 0 during the last write
to the ADC register. If the S bit is asserted and the
command is a read from the MUX register, the conver-
sion starts immediately after the S bit (ADR0) is clocked
in by the rising edge of SCLK.
Read the MUX register with S = 1 for the fastest method
of initiating a conversion because only 8 bits are
required. The subsequent MUX register read is valid,
but can be aborted by raising
CS with no harmful side
effects. The initial conversion requires four conversion
cycles for valid output data. If CONT = 0 and S = 1, the
ADC stops after a single conversion and holds the
result in the DATA register. If CONT = 1 and S = 1, the
ADC performs continuous conversions at the rate
specified by the RATE<2:0> bits until CONT deasserts
or ADCE deasserts, powering down the ADC. When a
conversion initiates using the S bit, the STRT bit asserts
and deasserts automatically after the initial conversion
completes. Writing to the MUX register with S = 0 caus-
es the MUX settings to change immediately and the
ADC continues in its prior state with its settings unaf-
fected. When the ADC is powered down, MUX inputs
are open.
MUXP<3:0>: MUX positive input bits. These four bits
select one of 10 inputs from the positive MUX to go to the
positive output of the MUX as shown in Table 8. Any
writes to the MUX register take effect immediately once
the LSB (MUXN0) is clocked by the rising edge of SCLK.
MUXN<3:0> MUX negative input bits. These four bits
select one of 10 inputs from the negative MUX to go to
the negative output of the MUX as shown in Table 9. Any
writes to the MUX register take effect immediately once
the LSB (MUXN0) is clocked by the rising edge of SCLK.
The DATA register contains the data from the most
recently completed conversion.
The OFFSET CAL register contains the 24-bit data of
the most recently completed offset calibration.
MSB
LSB
S (ADR0)
MUXP3
MUXP2
MUXP1
MUXP0
MUXN3
MUXN2
MUXN1
MUXN0
MUX Register (Power-On State: 0000 0000)
POSITIVE MUX
INPUT
MUXP3
MUXP2
MUXP1
MUXP0
AIN1
0000
SNO1
0001
FBA
0010
SCM1
0011
FBB
0100
SNC1
0101
IN1-
0110
TEMP+
0111
REF
1000
AGND
1001
101
X
Open
11
X
Table 8. Selecting the Positive MUX Inputs
X = Don’t care.
NEGATIVE
MUX INPUT
MUXN3
MUXN2
MUXN1
MUXN0
TEMP-
0
SNO2
0
1
OUTA
0
1
0
SCM2
0
1
OUTB
0
1
0
SNC2
0
1
0
1
OUT1
0
1
0
AIN2
0
1
REF
1
0
AGND
1
0
1
10
1X
Open
11
X
Table 9. Selecting the Negative MUX Inputs
X = Don’t care.
相關PDF資料 |
PDF描述 |
|---|---|
| MAX1021BETX+T | IC ADC/DAC 10BIT W/FIFO 36-TQFN |
| GTC030-20-29P | CONN RCPT 17POS PANEL MNT W/PINS |
| MAX1020BETX+T | IC ADC/DAC 10BIT 36-TQFN-EP |
| MS3108E22-20S | CONN PLUG 9POS RT ANG W/SCKT |
| MS27484T20F41PC | CONN PLUG 41POS STRAIGHT W/PINS |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MAX1358EVKIT+ | 制造商:Maxim Integrated Products 功能描述:EVALUATION KIT FOR THE MAX1358 - Boxed Product (Development Kits) |
| MAX1359ACGL | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| MAX1359ACTL | 制造商:Maxim Integrated Products 功能描述:16-BIT DATA-ACQUISITION SYSTEM W ADC,DACS,UPI - Rail/Tube |
| MAX1359ACTL+ | 制造商:Maxim Integrated Products 功能描述:DATA ACQ SYS SGL ADC SGL DAC 16BIT 40TQFN EP - Rail/Tube |
| MAX1359ACTL+T | 制造商:Maxim Integrated Products 功能描述:DATA ACQ SYS SGL ADC SGL DAC 16BIT 40TQFN EP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。