參數(shù)資料
型號: MBM29F033C-90PTR
廠商: FUJITSU LTD
元件分類: DRAM
英文描述: 32M (4M X 8) BIT
中文描述: 4M X 8 FLASH 5V PROM, 90 ns, PDSO40
封裝: PLASTIC, REVERSE, TSOP1-40
文件頁數(shù): 20/46頁
文件大?。?/td> 478K
代理商: MBM29F033C-90PTR
20
MBM29F033C
-70/-90/-12
Just prior to the completion of Embedded Algorithm operation DQ
7
may change asynchronously while the output
enable (OE) is asserted low. This means that the device is driving status information on DQ
7
at one instant of
time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ
7
output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operations
and DQ
7
has a valid data, the data outputs on DQ
0
to DQ
6
may be still invalid. The valid data on DQ
0
to DQ
7
will
be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase
Algorithm, Erase Suspend, erase-suspend-program mode, or sector erase time-out. (See Table 7.)
See Figure 8 for the Data Polling timing specifications and diagrams.
DQ
6
Toggle Bit I
The MBM29F033C also features the “Toggle Bit I” as a method to indicate to the host system that the embedded
algorithms are in progress or completed.
During an Embedded Program or Erase Algorithm cycle, successive attempts to read (OE toggling) data from
the device at any address will result in DQ
6
toggling between one and zero. Once the Embedded Program or
Erase Algorithm cycle is completed, DQ
6
will stop toggling and valid data will be read on the nextsuccessive
attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four
write pulse sequence. For chip erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the
six write pulse sequence. For Sector Erase, the Toggle Bit I is valid after the last rising edge of the sector erase
WE pulse. The Toggle Bit I is active during the sector erase time out.
Either CE or OE toggling will cause the DQ
6
to toggle. In addition, an Erase Suspend/Resume command will
cause DQ
6
to toggle. See Figure 9 for the Toggle Bit I timing specifications and diagrams.
DQ
5
Exceeded Timing Limits
DQ
5
will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under
these conditions DQ
5
will produce a “1”. This is a failure condition which indicates that the program or erase
cycle was not successfully completed. Data Polling is the only operating function of the device under this
condition. The CE circuit will partially power down the device under these conditions. The OE and WE pins will
control the output disable functions as described in Table 2.
The DQ
5
failure condition may also appear if a user tries to program a 1 to a location that is previously programmed
to 0. In this case the device locks out and never completes the Embedded Program
TM
Algorithm. Hence, the
system never reads a valid data on DQ
7
bit and DQ
6
never stops toggling. Once the device has exceeded timing
limits, the DQ
5
bit will indicate a “1.” Please note that this is not a device failure condition since the device was
incorrectly used. If this occurs, reset the device.
DQ
3
Sector Erase Timer
After the completion of the initial sector erase command sequence the sector erase time-out will begin. DQ
3
will
remain low until the time-out is complete. Data Polling and Toggle Bit I are valid after the initial sector erase
command sequence.
If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ
3
may
be used to determine if the sector erase timer window is still open. If DQ
3
is high (“1”) the internally controlled
erase cycle has begun; attempts to write subsequent commands (other than Erase Suspend) to the device will
be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ
3
is low (“0”),
相關PDF資料
PDF描述
MBM29F033C-12 32M (4M X 8) BIT
MBM29F033C-12PTN 32M (4M X 8) BIT
MBM29F040A-12 Replaced by TPS2041B : 0.7A, 2.7-5.5V Single Hi-Side MOSFET, Fault Report, Act-Low Enable 8-SOIC -40 to 85
MBM29F040A-12-X FLASH MEMORY CMOS 4M 512K X 8 BIT
MBM29F040A-90-X FLASH MEMORY CMOS 4M 512K X 8 BIT
相關代理商/技術參數(shù)
參數(shù)描述
MBM29F040A-12 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FLASH MEMORY CMOS 4M 512K X 8 BIT
MBM29F040A-12-X 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FLASH MEMORY CMOS 4M 512K X 8 BIT
MBM29F040A-90-X 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:FLASH MEMORY CMOS 4M 512K X 8 BIT
MBM29F040C 制造商:FUJRTSU 功能描述:
MBM29F040C-55 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:4M (512K X 8) BIT