- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377951 > MBM29LV320TE80TN (FUJITSU LTD) 32 M (4 M X 8/2 M X 16) BIT PDF資料下載
參數(shù)資料
| 型號： | MBM29LV320TE80TN |
| 廠商： | FUJITSU LTD |
| 元件分類： | DRAM |
| 英文描述： | 32 M (4 M X 8/2 M X 16) BIT |
| 中文描述： | 2M X 16 FLASH 3V PROM, 80 ns, PDSO48 |
| 封裝： | PLASTIC, TSOP1-48 |
| 文件頁數(shù)： | 31/64頁 |
| 文件大?。?/td> | 877K |
| 代理商： | MBM29LV320TE80TN |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當前第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
MBM29LV320TE/BE
80/90/10
31
13. DQ
7
Data Polling
The device features Data Polling as a method to indicate to the host that the Embedded Algorithms are in
progress or completed. During the Embedded Program Algorithm an attempt to read the device will produce a
complement of data last written to DQ
7
. Upon completion of the Embedded Program Algorithm, an attempt to
read device will produce true data last written to DQ
7
. During the Embedded Erase Algorithm, an attempt to read
device will produce a “0” at the DQ
7
output. Upon completion of the Embedded Erase Algorithm an attempt to
read device will produce a “1” on DQ
7
. The flowchart for Data Polling (DQ
7
) is shown in “3. Data Polling Algorithm”
(
I
FLOW CHART).
For programming, the Data Polling is valid after the rising edge of the fourth write pulse in the four write pulse
sequence.
For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth write pulse in the six
write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased,
not a protected sectors. Otherwise, the status may be invalid.
Once the Embedded Algorithm operation is close to being completed, the device data pins (DQ
7
) may change
asynchronously while the output enable (OE) is asserted low. This means that the device is driving status
information on DQ
7
at one instant of time and then that byte’s valid data at the next instant of time. Depending
on when the system samples the DQ
7
output, it may read the status or valid data. Even if the device has completed
the Embedded Algorithm operation and DQ
7
has a valid data, the data outputs on DQ
0
to DQ
6
may be still invalid.
The valid data on DQ
0
to DQ
7
will be read on the successive read attempts.
The Data Polling feature is active only during the Embedded Programming Algorithm, Embedded Erase Algo-
rithm, Erase Suspend mode or sector erase time-out. (See “Hardware Sequence Flags” Table.)
See “6. Data Polling during Embedded Algorithm Operation Timing Diagram” in
I
TIMING DIAGRAM for the
Data Polling timing specifications and diagrams.
14. DQ
6
Toggle Bit I
The device also features the “Toggle Bit I” as a method to indicate to the host system that the Embedded
Algorithms are in progress or completed.
During Embedded Program or Erase Algorithm cycle, successive attempts to read (CE or OE toggling) data
from the device will results in DQ
6
toggling between one and zero. Once the Embedded Program or Erase
Algorithm cycle is completed, DQ
6
will stop toggling and valid data will be read on the next successive attempts.
During programming, the Toggle Bit I is valid after the rising edge of the fourth write pulse in the four write pulse
sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth write pulse
in the six write pulse sequence. The Toggle Bit I is active during the sector time out.
In program operation, if the sector being written is protected, the toggle bit will toggle for about 1
μ
s and then
stop toggling with data unchanged. In erase operation, the device will erase all selected sectors except for ones
that are protected. If all selected sectors are protected, chip will toggle the toggle bit for about 400
μ
s and then
drop back into read mode, having data unchanged.
Either CE or OE toggling will cause DQ
6
to toggle.
See “7. Toggle Bit I during Embedded Algorithm Operation Timing Diagram” in
I
TIMING DIAGRAM for the
Toggle Bit I timing specifications and diagrams.
15. DQ
5
Exceeded Timing Limits
DQ
5
will indicate if the program or erase time has exceeded the specified limits (internal pulse count) . Under
these conditions DQ
5
will produce a “1”. This is a failure condition which indicates that the program or erase
cycle was not successfully completed. Data Polling is the only operating function of device under this condition.
The CE circuit will partially power down device under these conditions (to approximately 2 mA) . The OE and
相關PDF資料 |
PDF描述 |
|---|---|
| MBM29LV320TE80TR | 32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320BE90TR | 32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV400B-12 | CMOS 4M (512K ×8/256K×16) Falsh Memory(512K ×8/256K×16位 單5V 電源電壓閃速存儲器) |
| MBM29LV400T-10 | CMOS 4M (512K ×8/256K×16) Falsh Memory(512K ×8/256K×16位 單5V 電源電壓閃速存儲器) |
| MBM29LV400T-12 | CMOS 4M (512K ×8/256K×16) Falsh Memory(512K ×8/256K×16位 單5V 電源電壓閃速存儲器) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MBM29LV320TE80TR | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320TE90 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320TE90PBT | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
| MBM29LV320TE-90PFTN | 制造商:FUJITSU 功能描述: |
| MBM29LV320TE90TN | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:32 M (4 M X 8/2 M X 16) BIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。