參數(shù)資料
型號: MBM29LV800T
廠商: Fujitsu Limited
英文描述: 8M (1M ×8/512K ×16) Bit Flash Memory( 單5V 電源電壓1M ×8/512K ×16位閃速存儲器)
中文描述: 8米(1米× 8/512K × 16)位快閃記憶體(單5V的電源電壓100萬× 8/512K × 16位閃速存儲器)
文件頁數(shù): 21/51頁
文件大小: 647K
代理商: MBM29LV800T
21
MBM29LV800T
-10/-12
/MBM29LV800B
-10/-12
Write Operation Status
Notes:
1. Performing successive read operations from any address will cause DQ
6
to toggle.
2. Reading the byte address being programmed while in the erase-suspend program mode will indicate
logic “1” at the DQ
2
bit. However, successive reads from the erase-suspended sector will cause DQ
2
to
toggle.
3. DQ
0
and DQ
1
are reserve pins for future use.
4. DQ
4
is Fujitsu internal use only.
DQ
7
Data Polling
The MBM29LV800T/B devices feature Data Polling as a method to indicate to the host that the Embedded
Algorithms are in progress or completed. During the Embedded Program Algorithm an attempt to read the
devices will produce the complement of the data last written to DQ
7
. Upon completion of the Embedded Program
Algorithm, an attempt to read the device will produce the true data last written to DQ
7
. During the Embedded
Erase Algorithm, an attempt to read the device will produce a “0” at the DQ
7
output. Upon completion of the
Embedded Erase Algorithm an attempt to read the device will produce a “1” at the DQ
7
output. The flowchart
for Data Polling (DQ
7
) is shown in Figure 20.
For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth WE pulse in the six
write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased
and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is
close to being completed, the MBM29LV800T/B data pins (DQ
7
) may change asynchronously while the output
enable (OE) is asserted low. This means that the devices are driving status information on DQ
7
at one instant
of time and then that byte’s valid data at the next instant of time. Depending on when the system samples the
DQ
7
output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm
operation and DQ
7
has a valid data, the data outputs on DQ
0
to DQ
6
may be still invalid. The valid data on DQ
0
to DQ
7
will be read on the successive read attempts.
The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm
or sector erase time-out. (See Table 8.)
See Figure 9 for the Data Polling timing specifications and diagrams.
Table 8 Hardware Sequence Flags
Status
DQ
7
DQ
6
DQ
5
DQ
3
DQ
2
In Progress
Embedded Program Algorithm
Toggle
0
0
1
Embedded Erase Algorithm
0
Toggle
0
1
Toggle
Erase
Suspended
Mode
Erase Suspend Read (Erase Suspended Sector)
1
1
0
0
Toggle
Erase Suspend Read (Non-Erase Suspended Sector)
Data
Data
Data Data
Data
Erase Suspend Program(Non-Erase Suspended Sector)
Toggle
(Note 1)
0
0
1
(Note 2)
Exceeded
Time Limits
Embedded Program Algorithm
Toggle
1
0
1
Embedded Erase Algorithm
0
Toggle
1
1
N/A
Erase
Suspended
Mode
Erase Suspend Program(Non-Erase Suspended Sector)
Toggle
1
0
N/A
DQ
7
DQ
7
DQ
7
DQ
7
相關PDF資料
PDF描述
MBM29PDS322TE10PBT Replaced by TPS2046B : 0.345A, 2.7-5.5V Dual (1In/2Out) Hi-Side MOSFET, Fault Report, Act-Low Enable 8-SOIC -40 to 85
MBM29PDS322TE10 32M (2M x 16) BIT Page Dual Operation
MBM29PDS322BE 32M (2M x 16) BIT Page Dual Operation
MBM29PDS322TE 32M (2M x 16) BIT Page Dual Operation
MBM29PDS322TE11 32M (2M x 16) BIT Page Dual Operation
相關代理商/技術參數(shù)
參數(shù)描述
MBM29LV800TA 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT
MBM29LV800TA-12 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT
MBM29LV800TA-70 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT
MBM29LV800TA-90 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M X 8/512K X 16) BIT
MBM29LV800TE 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8M (1M x 8/512 K x 16) BIT