參數(shù)資料
型號： MC68HC05F8FU
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64
封裝： PLASTIC, QFP-64
文件頁數(shù)： 68/126頁
文件大小： 1084K
代理商： MC68HC05F8FU
MOTOROLA
5-10
MC68HC05F8
INTERRUPTS
5
ICF - Input Capture Flag
ICF is set when a proper edge has been sensed by the input capture edge
detector. It is cleared by an CPU read of the TSR (with ICF set) followed by
accessing the Input Capture register least signicant byte ($1B).
All three timer interrupt ags have corresponding enable bits (ICIE, OCIE, and TOIE) found in the
Timer Control register (TCR) at location $18. Reset clears all enable bits preventing an interrupt
from occurring. The actual processor interrupt is generated only if the interrupt mask bit of the
condition code register is also cleared. When the interrupt is recognized, the current state of the
machine is pushed onto the stack and the interrupt mask bit in the condition code register is set.
This masks further interrupts until the present one is serviced. The service routine address is
specied by the contents of $FFF6 and $FFF7.
Refer to Section 6.1 for detailed description of Programmable Timer.
5.6
Reloadable Timer (Timer B) Interrupt
Timer B interrupt (TUF) occurs only when the timer B counter rolls over from $0001 to $0000 if the
Timer B interrupt enable bit (TBOIE in Timer B Control & Status register $22) is set.
The interrupt service routine address is specied by the contents of memory location
$FFF8-$FFF9.
Refer to Section 6.2 - Reloadable Timer B for detailed description.
5.7
SPI Interrupt
An interrupt in the serial peripheral interface (SPI) occurs when the SPI interrupt ag in the Serial
Peripheral Status register (bit 7 of address $11) is set, provided the interrupt mask bit in the
Condition Code register is cleared and the enable bit in the Serial Peripheral Control register ($10)
is enabled. When the interrupt is recognized, the current state of the CPU is pushed onto the stack
and the interrupt mask bit in the condition code register is set. This masks any further interrupt
until the present one is serviced. The SPI interrupt causes the program counter to vector to
memory location $FFF4 and $FFF5 which contains the starting address of the interrupt’s service
routine. The SPI ag is cleared by accessing the Serial Peripheral Status register (with SPIF set)
followed by a read or write of the Serial Peripheral Data register, at location $12.
Refer to Section 7 for detailed description of the Serial Peripheral Interface.
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
$22
TMBE
TBOIE
TCSB1
TCSB0
TUF
00-- -000
TPG
44
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
In
c
..
.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
相關(guān)PDF資料
PDF描述
MC68HC05I8FU 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64
MC68HC05J1DW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
MC68HC05J1CP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HC05J5AJDWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16
MC68HRC05J5ADWR3 8-BIT, MROM, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC05J1 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT
MC68HC05J1A 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACDW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ACP 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
MC68HC05J1ADW 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*