- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45220 > MC68HC05F8FU (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05F8FU |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類(lèi)： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | PLASTIC, QFP-64 |
| 文件頁(yè)數(shù)： | 91/126頁(yè) |
| 文件大?。?/td> | 1084K |
| 代理商： | MC68HC05F8FU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)當(dāng)前第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
MC68HC05F8
MOTOROLA
7-3
SERIAL PERIPHERAL INTERFACE
7
7.2.2
Serial Data Output (SDO)
Data is transmitted in MSB rst format. The state of the SDO pin will always reect the value of
the rst bit receive on the previous transmission if there was one. Prior to enabling the SPI, PD5
can be initialized to determine the beginning state if a standard output since that pin is coupled to
the last stage of the serial shift register. On the first falling edge of SCK the rst data bit to be
shifted out is presented to the output pin.
7.2.3
Serial Data Input (SDI)
The SDI pin becomes an input as soon as the SPI pin on the falling edge of SCK. Valid data must
be present at least 112ns before the rising edge of the clock and remain valid for 112ns after the
edge.
7.3
General Operation
A block diagram of the serial peripheral interface (SPI) is shown in Figure 7-3. In a master
conguration, the master start logic originates the system clock (SCK) based on the 447.5KHz (or
the E/4) clock. This clock is also used internally to control the state controller as well as the 8-bit
shift register. As a master device, data is parallel loaded into the 8-bit shift register (from the
internal bus) during a write cycle, data is applied serially from a slave device via SDI pin to the
8-bit shift register. After the 8-bit shift register is loaded, its data is parallel transferred to the read
buffer and then is made available to the internal data bus a CPU read cycle.
In a slave conguration, the slave start logic receives a system clock input (from the master
device) at SCK pin. Thus, the slave is synchronized with the master. Data from the master is
received serially at the slave SDI and loads the 8-bit shift register. After the 8-bit shift register is
loaded, its data is parallel transferred to the read buffer and then is made available to the internal
data bus during a CPU read cycle. During a write cycle, data is parallel loaded into the 8-bit shift
register from the internal data bus and then shifted out serially to the SDO pin for application to
the master device.
One point to be noted, the SCK pin needs to be externally pulled high with 10K Ohms, in order to
bias the initial states at logic high.
7.4
SPI Registers
There are three registers associated with the serial parallel interface. They are the Serial
Peripheral Control register (SPCR, location $10), the Serial Peripheral Status register (SPSR,
location $11), and the Serial Peripheral Data I/O register (SPDR, location $12). Each register are
described below.
TPG
65
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
In
c
..
.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05I8FU | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP64 |
| MC68HC05J1DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J1CP | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05J5AJDWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16 |
| MC68HRC05J5ADWR3 | 8-BIT, MROM, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱(chēng):Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05J1A | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACDW | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ACP | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05J1ADW | 制造商:FREESCALE 制造商全稱(chēng):Freescale Semiconductor, Inc 功能描述:Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。