- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45237 > MC68HC05L1FU (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05L1FU |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP64 |
| 封裝： | QFP-64 |
| 文件頁數(shù)： | 27/102頁 |
| 文件大小： | 632K |
| 代理商： | MC68HC05L1FU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MOTOROLA
4-2
MC68HC05L1
RESETS AND INTERRUPTS
4
Table 4-1 Reset Action on Internal Circuit
DEFAULT CONDITIONS AFTER RESET
1
Timer prescaler reset to zero state
2
Timer counter congures to $FFFC
3
Timer output compare (OCF1 and OCF2) bits reset to zero
4
All timer interrupt enable bits cleared (ICIE, OCIE, and TOIE) to disable timer interrupt
5
Timer OLVL1 and OLVL2 bits are cleared
6
All data direction registers cleared to zero (I/O ports set to input)
7
Congure stack pointer to $00FF
8
Force internal address bus to restart vector ($1FFE-$1FFF)
9
Set I bit in the condition code register to a logic one
10
Clear STOP latch
11
Clear external interrupt latch
12
Clear WAIT latch
13
All bits in address $09 and bits 4 to 7 in $0A are cleared; bits 0 and 1 in $0A are set
14
Bits 3 to 7 in $0B are cleared
Listed numbers do not represent order of occurrence.
Figure 4-1 Power-On Reset and RESET Timing
VDD
OSC1 PIN1
INTERNAL
CLOCK2
INTERNAL
ADDRESS
BUS2
INTERNAL
DATA
BUS2
RESET
1FFE
1FFF
NEW PC
1FFE
1FFF
tVDDR
VDD THRESHOLD (TYPICALLY 1-2V)
4064 tcyc
toxov
tcyc
3
NEW
PCH
NEW
PCL
OP
CODE
tRL=1.5tCYC
PCH
PCL
OP
CODE
NEW PC
NOTES:
1. OSC1 is not meant to represent frequency. It is only used to represent time.
2. Internal clock, internal address bus, and internal data bus signals are not available externally.
3. Next rising edge of internal clock after rising edge of RESET initiates reset sequence.
TPG
28
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05L1B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC705L2B | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC705L2CB | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC05L2CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP42 |
| MC68HC705MC4DW | 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, PDSO28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05L2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05L25 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L25FA | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L25PB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC05L28 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
發(fā)布緊急采購，3分鐘左右您將得到回復。