- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359141 > MC68HC08LT8 (飛思卡爾半導(dǎo)體(中國(guó))有限公司) Microcontrollers PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC08LT8 |
| 廠商： | 飛思卡爾半導(dǎo)體(中國(guó))有限公司 |
| 英文描述： | Microcontrollers |
| 中文描述： | 微控制器 |
| 文件頁(yè)數(shù)： | 122/156頁(yè) |
| 文件大?。?/td> | 1030K |
| 代理商： | MC68HC08LT8 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)當(dāng)前第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)
Low-Voltage Inhibit (LVI)
MC68HC08LT8 Data Sheet, Rev. 1
122
Freescale Semiconductor
The LVI is enabled out of reset. The LVI module contains a bandgap reference circuit and comparator.
Clearing the LVI power disable bit, LVIPWRD, enables the LVI to monitor V
DD
voltage. Clearing the LVI
reset disable bit, LVIRSTD, enables the LVI module to generate a reset when V
DD
falls below a voltage,
V
TRIPF
. Setting the LVI enable in stop mode bit, LVISTOP, enables the LVI to operate in stop mode.
The LVI trip point selection bits, LVISEL[1:0], select the trip point voltage, V
TRIPF
, to be configured for 5V
or 3V operation. The actual trip points are shown in
Chapter 16 Electrical Specifications
.
Setting LVI interrupt enable bit, LVIIE, enables LVI interrupts whenever the LVIOUT bit toggles (from logic
0 to logic 1, or from logic 1 to logic 0).
NOTE
After a power-on reset (POR) the LVI’s default mode of operation is 3V.
If a 5V system is used, the user must modified the LVISEL[1:0] bits to raise
the trip point to 5V operation. Note that this must be done after every
power-on reset since the default will revert back to 3V mode after each
power-on reset. If the V
DD
supply is below the 3V mode trip voltage when
POR is released, the MCU will immediately go into reset. The LVI in this
case will hold the MCU in reset until either V
DD
goes above the rising 3V
trip point, V
TRIPR
, which will release reset or V
DD
decreases to
approximately 0V which will re-trigger the power-on reset.
LVISTOP, LVIPWRD, LVIRSTD, and LVISEL[1:0] are in the configuration registers. See
Section 5.
Configuration Registers (CONFIG)
for details of the LVI’s configuration bits. Once an LVI reset occurs,
the MCU remains in reset until V
DD
rises above a voltage, V
TRIPR
, which causes the MCU to exit reset.
See
4.3.2.5 Low-Voltage Inhibit (LVI) Reset
for details of the interaction between the SIM and the LVI.
The output of the comparator controls the state of the LVIOUT flag in the LVI status register (LVISR). The
LVIIE, LVIIF, and LVIIACK bits in the LVISR control LVI interrupt functions.
An LVI reset also drives the RST pin low to provide low-voltage protection to external peripheral devices.
13.3.1 Polled LVI Operation
In applications that can operate at V
DD
levels below the V
TRIPF
level, software can monitor V
DD
by polling
the LVIOUT bit, or by setting the LVI interrupt enable bit, LVIIE, to enable interrupt requests. In the
configuration register 1 (CONFIG1), the LVIPWRD bit must be at logic 0 to enable the LVI module, and
the LVIRSTD bit must be at logic 1 to disable LVI resets.
The LVI interrupt flag, LVIIF, is set whenever the LVIOUT bit changes state (toggles). When LVIF is set,
a CPU interrupt request is generated if the LVIIE is also set. In the LVI interrupt service subroutine, LVIIF
bit can be cleared by writing a logic 1 to the LVI interrupt acknowledge bit, LVIIACK.
13.3.2 Forced Reset Operation
In applications that require V
DD
to remain above the V
TRIPF
level, enabling LVI resets allows the LVI
module to reset the MCU when V
DD
falls below the V
TRIPF
level. In the configuration register 1
(CONFIG1), the LVIPWRD and LVIRSTD bits must be at logic 0 to enable the LVI module and to enable
LVI resets.
If LVIIE is set to enable LVI interrupts when LVIRSTD is cleared, LVI reset has a higher priority over LVI
interrupt. In this case, when V
DD
falls below the V
TRIPF
level, an LVI reset will occur, and the LVIIE bit will
be cleared.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC08SR12 | M68HC08 Microcontrollers |
| MC68HC11E0 | HC11 Microcontrollers |
| MC68HC11K0 | HCMOS Microcontroller Unit |
| MC68HC11KMNPEVS | Microcontrollers |
| MC68HC705C8AC | Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC08LT8CFGE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Microcontrollers |
| MC68HC08MR4 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:In-Circuit Simulator |
| MC68HC08P4 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC08QT1 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers |
| MC68HC08QT2 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC08 Microcontrollers |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。