Instruction Set Summary
MC68HC08LT8 Data Sheet, Rev. 1
Freescale Semiconductor
133
JMP
opr
JMP
opr
JMP
opr
,X
JMP
opr
,X
JMP ,X
JSR
opr
JSR
opr
JSR
opr
,X
JSR
opr
,X
JSR ,X
LDA #
opr
LDA
opr
LDA
opr
LDA
opr
,X
LDA
opr
,X
LDA ,X
LDA
opr
,SP
LDA
opr
,SP
LDHX #
opr
LDHX
opr
LDX #
opr
LDX
opr
LDX
opr
LDX
opr
,X
LDX
opr
,X
LDX ,X
LDX
opr
,SP
LDX
opr
,SP
LSL
opr
LSLA
LSLX
LSL
opr
,X
LSL ,X
LSL
opr
,SP
LSR
opr
LSRA
LSR
X
LSR
opr
,X
LSR ,X
LSR
opr
,SP
MOV
opr,opr
MOV
opr,
X+
MOV #
opr,opr
MOV X+
,opr
MUL
NEG
opr
NEGA
NEGX
NEG
opr
,X
NEG ,X
NEG
opr
,SP
NOP
NSA
ORA #
opr
ORA
opr
ORA
opr
ORA
opr
,X
ORA
opr
,X
ORA ,X
ORA
opr
,SP
ORA
opr
,SP
PSHA
PSHH
PSHX
Jump
PC
←
Jump Address
– – – – – –
DIR
EXT
IX2
IX1
IX
DIR
EXT
IX2
IX1
IX
IMM
DIR
EXT
IX2
IX1
IX
SP1
SP2
BC
CC
DC
EC
FC
BD
CD
DD
ED
FD
A6
B6
C6
D6
E6
F6
9EE6
9ED6
45
55
AE
BE
CE
DE
EE
FE
9EEE
9EDE
38
48
58
68
78
9E68
34
44
54
64
74
9E64
4E
5E
6E
7E
42
30
40
50
60
70
9E60
9D
62
AA
BA
CA
DA
EA
FA
9EEA
9EDA
87
8B
89
dd
hh ll
ee ff
ff
2
3
4
3
2
4
5
6
5
4
2
3
4
4
3
2
4
5
3
4
2
3
4
4
3
2
4
5
4
1
1
4
3
5
4
1
1
4
3
5
5
4
4
4
5
4
1
1
4
3
5
1
3
2
3
4
4
3
2
4
5
2
2
2
Jump to Subroutine
PC
←
(PC) +
n
(
n
= 1, 2, or 3)
Push (PCL); SP
←
(SP) – 1
Push (PCH); SP
←
(SP) – 1
PC
←
Unconditional Address
– – – – – –
dd
hh ll
ee ff
ff
Load A from M
A
←
(M)
0 – –
–
ii
dd
hh ll
ee ff
ff
ff
ee ff
ii jj
dd
ii
dd
hh ll
ee ff
ff
Load H:X from M
H:X
← (
M:M
+ 1
)
0 – –
–DIR
IMM
DIR
EXT
IX2
IX1
IX
SP1
SP2
DIR
INH
INH
IX1
IX
SP1
DIR
INH
INH
IX1
IX
SP1
DD
DIX+
IMD
IX+D
Load X from M
X
←
(M)
0 – –
–
ff
ee ff
dd
Logical Shift Left
(Same as ASL)
– –
ff
ff
dd
Logical Shift Right
– – 0
ff
ff
dd dd
dd
ii dd
dd
Move
(M)
Destination
←
(M)
Source
H:X
←
(H:X) + 1 (IX+D, DIX+)
0 – –
–
Unsigned multiply
X:A
←
(X)
×
(A)
– 0 – – – 0 INH
Negate (Two’s Complement)
M
←
–(M) = $00 – (M)
A
←
–(A) = $00 – (A)
X
←
–(X) = $00 – (X)
M
←
–(M) = $00 – (M)
M
←
–(M) = $00 – (M)
– –
DIR
INH
INH
IX1
IX
SP1
dd
ff
ff
No Operation
Nibble Swap A
None
– – – – – – INH
– – – – – – INH
A
←
(A[3:0]:A[7:4])
Inclusive OR A and M
A
←
(A) | (M)
0 – –
–
IMM
DIR
EXT
IX2
IX1
IX
SP1
SP2
ii
dd
hh ll
ee ff
ff
ff
ee ff
Push A onto Stack
Push H onto Stack
Push X onto Stack
Push (A); SP
←
(SP) – 1
Push (H); SP
←
(SP) – 1
Push (X); SP
←
(SP) – 1
– – – – – – INH
– – – – – – INH
– – – – – – INH
Table 14-1. Instruction Set Summary (Sheet 4 of 6)
Source
Form
Operation
Description
Effect
on CCR
A
M
O
O
C
V H I N Z C
C
b0
b7
0
b0
b7
C
0