Electrical Specifications
MC68HC08LT8 Data Sheet, Rev. 1
148
Freescale Semiconductor
16.8 5-V Control Timing
16.9 3-V Control Timing
16.10 2-V Control Timing
Table 16-7. Control Timing (5V)
Characteristic
(1)
1. V
DD
= 4.5 to 5.5 Vdc, V
SS
= 0 Vdc, T
A
= T
L
to T
H
; timing shown with respect to 20% V
DD
and 70% V
SS
, unless otherwise
noted.
2. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
3. Values are based on characterization results, not tested in production.
4. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1 t
CYC
.
Symbol
Min
Max
Unit
Internal operating frequency
f
OP
—
4
MHz
RST input pulse width low
(2)
t
IRL
100
—
ns
IRQ interrupt pulse width low (edge-triggered)
(3)
t
ILIH
100
—
ns
IRQ interrupt pulse period
(3)
t
ILIL
Note
(4)
—
t
CYC
Table 16-8. Control Timing (3V)
Characteristic
(1)
1. V
DD
= 2.7 to 3.3 Vdc, V
SS
= 0 Vdc, T
A
= T
L
to T
H
; timing shown with respect to 20% V
DD
and 70% V
SS
, unless otherwise
noted.
2. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
3. Values are based on characterization results, not tested in production.
4. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1 t
CYC
.
Symbol
Min
Max
Unit
Internal operating frequency
f
OP
—
2
MHz
RST input pulse width low
(2)
t
IRL
250
—
ns
IRQ interrupt pulse width low (edge-triggered)
(3)
t
ILIH
250
—
ns
IRQ interrupt pulse period
(3)
t
ILIL
Note
(4)
—
t
CYC
Table 16-9. Control Timing (2V)
Characteristic
(1)
1. V
DD
= 1.8 to 2.2 Vdc, V
SS
= 0 Vdc, T
A
= T
L
to T
H
; timing shown with respect to 20% V
DD
and 70% V
SS
, unless otherwise
noted.
2. Minimum pulse width reset is guaranteed to be recognized. It is possible for a smaller pulse width to cause a reset.
3. Values are based on characterization results, not tested in production.
4. The minimum period is the number of cycles it takes to execute the interrupt service routine plus 1 t
CYC
.
Symbol
Min
Max
Unit
Internal operating frequency
f
OP
—
1
MHz
RST input pulse width low
(2)
t
IRL
500
—
ns
IRQ interrupt pulse width low (edge-triggered)
(3)
t
ILIH
500
—
ns
IRQ interrupt pulse period
(3)
t
ILIL
Note
(4)
—
t
CYC