參數(shù)資料
型號(hào): MC68HC916X1
廠商: Motorola, Inc.
英文描述: 16-Bit Modular Microcontroller(16位模塊化微控制器)
中文描述: 16位微控制器模塊(16位模塊化微控制器)
文件頁(yè)數(shù): 128/172頁(yè)
文件大?。?/td> 1035K
代理商: MC68HC916X1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)當(dāng)前第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
MOTOROLA
128
MC68HC916X1
MC68HC916X1TS/D
LAT — Latch Control
0 = Programming latches disabled
1 = Programming latches enabled
The LAT bit configures the EEPROM array for normal reads or for programming. When LAT is cleared,
the FLASH module address and data buses are connected to the IMB address and data buses and the
module is configured for normal reads. When LAT is set, module address and data buses are connected
to parallel internal latches and the array is configured for programming or erasing.
Once LAT is set, the next write to a valid FLASH module address causes the programming circuitry to
latch both address and data. Unless control register shadow bits are to be programmed, the write must
be to an array address. The value of LAT cannot be changed while ENPE = 1.
ENPE — Enable Programming/Erase
0 = Disable program/erase voltage
1 = Apply program/erase voltage to flash EEPROM
Setting the ENPE bit applies the program/erase voltage to the array. ENPE can be set only after LAT
has been set and a write to the data and address latches has occurred. ENPE remains cleared if these
conditions are not met. While ENPE is set, the LAT, VFPE, and ERAS bits cannot be changed, and at-
tempts to read an array location are ignored.
FEE1BS[3:0]
— Flash EEPROM Bootstrap Words
FEE2BS[3:0]
— Flash EEPROM Bootstrap Words
The flash EEPROM bootstrap words (FEE1BS[3:0], FEE2BS[3:0]) can be used as system boot-
strap vectors. When BOOT = 1 in FEExMCR during reset, the flash module responds to program
space accesses of IMB addresses $000000 to $000006 after reset. When BOOT = 0, the flash mod-
ule responds only to normal array and register accesses. FEExBS[3:0] can be read at any time, but
it can only be changed by programming the appropriate locations.
Table 68
shows bootstrap word
addresses in program space.
$YFF810–$YFF816
$YFF830–$YFF836
9.6 Flash EEPROM Operation
The following paragraphs describe the operation of the flash EEPROM module during reset, system
boot, normal operation, and while it is being programmed or erased.
9.6.1 Reset Operation
Reset initializes all registers to certain default values. Some of these reset values are programma-
ble by the user and are contained in flash EEPROM shadow registers. If the state of the STOP
shadow bit is zero, and bus pin DATA14 is pulled high during reset, the STOP bit in the FEExMCR
is cleared during reset. The array responds normally to the bootstrap address range and the flash
EEPROM array base address. If the STOP shadow bit is one, or the module’s associated data bus
pin is pulled low during reset, the STOP bit in the FEExMCR is set. The flash EEPROM array is
disabled until the STOP bit is cleared by software. It will not respond to the bootstrap address range,
or the flash EEPROM array base address in FEExBAH and FEExBAL, allowing an external device
to respond to the flash EEPROM array's address space or bootstrap information. Since the erased
state of the shadow bits is one, erased flash EEPROM modules (which include the shadow registers
in the control blocks) come out of reset in STOP mode.
Table 68 Bootstrap Words
Bootstrap Word
Corresponding
Boot Address
$000000
$000002
$000004
$000006
Corresponding
Vector Content
Initial ZK, SK, and PC
Initial PC
Initial SP
Initial IZ
FEE1BS0, FEE2BS0
FEE1BS1, FEE2BS1
FEE1BS2, FEE2BS2
FEE1BS3, FEE2BS3
相關(guān)PDF資料
PDF描述
MC68HC9D60 Advance Information - Rev 4.0
MC68HC12D60 Advance Information - Rev 4.0
MC68HCL05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HSC05C8A 8-Bit Microcontroller Units (MCU).(8位微控制器)
MC68HCP11 8-Bit Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC98LJ12CFU 制造商:Rochester Electronics LLC 功能描述: 制造商:Freescale Semiconductor 功能描述:
MC68HC98LJ12CFUE 功能描述:8位微控制器 -MCU 8 BIT MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HC9S08RC60 L33R DIE 制造商:Motorola Inc 功能描述:
MC68HCP11A1CFN3 功能描述:8位微控制器 -MCU 8-bit HCMOS single chip MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
MC68HCP11A1FN 制造商:MOTORALA 功能描述: